

Digital Circuits

$$\begin{array}{r} 323 \\ + 139 \\ \hline 462 \end{array}$$

$$\begin{array}{r} 2123 \\ - 139 \\ \hline 1844 \end{array}$$

SIRH 21 for compliments

- analog is continuous and variable

- digital is characterized by two continuous voltages (the circuit being above or below a certain value)

↳ immune to noise, just need to be above threshold
to represent this [we commonly use base 10]
Signal level we only need to use 1 or 0

[for binary] $\rightarrow 1024_{10} = 1 \cdot 10^3 + 0 \cdot 10^2 + 2 \cdot 10^1 + 4 \cdot 10^0$
 $1011_2 = 1 \cdot 2^4 + 0 \cdot 2^3 + 1 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 = 22_{10}$

(two states are defined by) (the circuit being above or below a certain value)
we have to add 1 to get to 10
base

adding and subtractions \rightarrow in base 10_{10} if we do $9+4$ then add 3 $\rightarrow 113$
 so if you add 2+1 in base you get 10_2


adding \rightarrow $\begin{array}{r} 1001 \\ + 111 \\ \hline 11000 \end{array}$ put 0 and carry one 1

subtracting $\rightarrow \begin{array}{r} 11110 \\ - 1001 \\ \hline 101 \end{array}$

$$\left\{ \begin{array}{l} 10 \\ 1 \\ 3-2 \\ \hline 1 \end{array} \right\} = 13$$

→ a binary digit is a "bit"? How can we express all these digits electronically?

• parallel - each digit or bit of a number is represented simultaneously by a voltage in the circuit

Ex)  } the more precision you want in a number, ie # of digits
 } you need more bits

• Serial - sends a time sequence of highs and lows

V \uparrow a bit & 1011 in order for it to work
 $\begin{array}{c} 2^0 \\ 2^1 \\ 2^2 \\ 2^3 \end{array}$ 1 1 1 1 the sender and receiver need to agree on things

- ① how many bits are going to be sent
- ② what digital low corresponds to one bit
- ③ the interval between bits
- ④ how will the start of the numbers be recognized

Logic gates and boolean algebras

And gate - high when all of inputs are high ($A \cdot B$)

Or gate - high when any input is high ($A + B$)

XOR gate - exclusive OR gate, high when either input is high but not when both are high, ($A \oplus B$)

 AND

 OR

 XOR

 NOT

And

$$A \overline{D} \text{ out } A \cdot B$$

OR

$$A \overline{D} \text{ out } A + B$$

A	B	out
0	0	0
1	0	1
0	1	1
1	1	1

A	B	out
0	0	0
1	0	1
0	1	1
1	1	0

A	B	out
0	0	0
1	0	1
0	1	1
1	1	0

A	out
0	0
1	1

A	out
0	1
1	0

all these are the same as the ones above except the outputs are reversed

NAND

A	B	out
0	0	1
1	0	1
0	1	1
1	1	0

NOR

A	B	out
0	0	1
1	0	0
0	1	0
1	1	0

XNOR

A	B	out
0	0	1
1	0	0
0	1	0
1	1	1

XOR is also $A\bar{B} + \bar{A}B$ or A' is used as inverse

XNOR is also $A\bar{B} + \bar{A}\bar{B}$

NAND = 1 unless A and B are 0

NOR = 0 when A and B are 1

XOR = 1 when A and B are different

XNOR = 0 when A and B are different

Ex

A	B	C	P	Q
0	0	0	0	0
0	0	1	1	0
0	1	0	0	1
0	1	1	1	1
1	0	0	0	0
1	0	1	1	1
1	1	0	1	0
1	1	1	1	1

(copied)
Karnaugh map

Karnaugh map

combinations of C
of A, B

when A, B are 00,
(C is 0, out is what)

after you look for groups
make it of 2, 4, 8, 16

only horizontal
and vertical
no diagonal

(A, B)
00 01 11 10
00 0 0 0 1 0

1 1 1 1 1

this group
is always

when C=1
for any A, B

when C=0 the
output is only

1 when A, B
are 1

$$Q = (A \cdot B) + C$$

↑
0 except for
when bit A
and B are 1

only one digit at a time
is enough as we write
various combinations
bit start w/ 00 then chart
to 01 etc..

diagonal form
circuit but
useful tool for
when it gets
complex

Adder Circuits


refresh on adding:

$$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$$

$$\begin{array}{r} 0 \\ + 1 \\ \hline 1 \end{array}$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 0 \end{array} \leftarrow \text{sum}$$

\uparrow carry the 1



Pretty much can only do 1+1

XOR	A	B	Out
0	0	0	0
1	0	1	1
0	1	1	1
1	1	0	0

→ looks like sum!

Now how do we do carry?

$$\begin{array}{r} 00 \\ + 00 \\ \hline 00 \end{array}$$


$$\begin{array}{r} 00 \\ + 01 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 00 \\ + 00 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 01 \\ + 01 \\ \hline 10 \end{array}$$

adding 1 bit you need 2 bits


thus a half adder looks like



So when both A and B are 1 we need that to be our carry

Addition on 3 binary digits

* you give it A and B plus whatever its carry is from prev addition



$$\begin{array}{l} \text{A} \quad \text{B} \quad \text{Cin} \quad \text{sum} \\ \text{0} + \text{0} = 00 \\ \text{0} + 1 = 01 \\ \text{1} + 0 = 01 \\ \hline \text{Cin} \quad \text{1} + 1 = 10 \\ \text{1} + 0 + 0 = 01^2 \\ \text{1} + 0 + 1 = 10 \\ \text{1} + 1 + 0 = 10 \\ \text{1} + 1 + 1 = 11 \end{array}$$

In order to do a full adder you

need to take a carry bit in, then you can add n-bits by putting adders together since they can handle carrying as you connect your adder

[Step 1 draw half adder]

[Step 2, S2 is just inverse of S1 if there is a Cin]

use another XOR → look at truth table, when $(B=Cin)=1$, A is inverted and that's why we want

[Sum bit is inverted when binary]

(even in 0 it's working)

not gate does this

we need to output 1

$$\begin{array}{l} 1 + 0 + 0 = 0 \\ 1 + 0 + 1 = 1 \\ 1 + 1 + 0 = 1 \\ 1 + 1 + 1 = 11 \end{array}$$

$$1 + 0 + 0 = 0$$


$$1 + 0 + 1 = 1$$

$$1 + 1 + 0 = 1$$

$$1 + 1 + 1 = 11$$

[Step 3 if A or B is 1 while Cin = 1 we need to output 1]

→ also carry but is 1 when this condition is met (fills the normal half adder conditions for carry)



when A or B is 1

while Cin is 1

we want to output 1

for carry

if either of these

are 1 Cout is 1


if both are 1 Cout is 1

An adder for a column like

1010 + 0110 for multiple bits you can

stack these together!

Flip flops



- needs output for input lets say $R=S=1$ for now
and look at different starting Q 's
• it remembers which input was low last by looking at Q 's and \bar{Q} 's

[keeping R and S high then switching it]

	R	S	Q	\bar{Q}
1 start	1	1	0	1
end	1	0	1	0
2 start	1	1	1	0
end	1	0	1	0
3 start	1	1	1	0
end	0	1	0	1
4 start	1	1	0	1
end	0	1	0	1

- if both S and R are high no change in Q 's
- if S is high and R is low $Q \rightarrow 0$ and $\bar{Q} \rightarrow 1$
- if S is low and R is high $Q \rightarrow 1$ and $\bar{Q} \rightarrow 0$
- if both are low $Q \rightarrow 1$ and $\bar{Q} \rightarrow 0$ which is bad for bit storage (idk why)

S-R Latch




first quick look at
• it will stay on
unless you disconnect
power so lets

look at SR latch now




④ start like this




0,0 outputs a 1 which feeds into bottom NOR
0,1 outputs a 0 so it stays off

if you release top gate
(it stays) $0,1 \rightarrow 0$



Top LED off now bottom is on!!!




mirror image
from what
was start

* if you press R and S at same time both go low
to invalid state

* starting state depends on which turns on first, 0,0 so they want to turn on but can't
be slightly faster and output 1 which turns off the other.

* if you have noise on it holds

SR latch w/ Enable



Slight modification


R	S	EN	Q	\bar{Q}
0	0	1	last state	If no button is pressed
1	0		0	otherwise w/ enable ON
0	1		1	it acts like normal
0	0	0	last state	
0	1	0	last state	always out puts 0
1	0	0	last state	when EN = 0 causes
1	1	0	last state	stay

S-R Flip Flop

- Latch will change whenever input changes
- Flip Flop the output only changes w/ a clock pulse




• Quick pulse enables gates to change for a short amount of time



J-K flip flop

• makes this state a little more predictable



• goes to Latch and just stays

J	K	CLK	Q	\bar{Q}
0	0	1	last state	
1	0	1	0	1
0	1	1	1	0
1	1	1	0	1
X	X	X	last state	CLK 0


- if J and K are 0 AND's will be 0, on last state
- Case latch set: if you try to RESET it while its already in RESET Mode $\rightarrow Q=0, \bar{Q}=1$ AND goes won't turn on due to the feedback which is ok (for if in reset it will set)
- if J and K are 1 AND's will be 1, turns Q=1 then $\bar{Q}=0$
- if J=1 $\bar{K}=1 \rightarrow Q=1$ (goes to reset signal)
- if J=0 $\bar{K}=1 \rightarrow Q=0$

• if both are 1 \rightarrow it will toggle if from whatever state it was in if in set it will reset

↳ if clock pulse is too long, (for toggling) it can use a feed back and make toggling inconsistent, output will race and switch fast (racing) (pulse is from the quadrant)

Fix w/ master slave flip flop

Master - Slave JK flip flop



- 2 JK flip flops together
- an inverter of clock from JKFF1 to JKFF2

* note is Q_1 gets passed it STATYS

[J will pass through and set] [K will pass through and Reset]

- JKFF1 isn't active unless clock is high
- (Slave)
- Inputs for JKFF2 come from JKFF1 and JKFF2's clock is the inverted one of master

↳ slave is only active when clock is low

Setting master state

- (Ex) ④ If you set J high while clock is high [master is activated]
- ↳ master activated causes its Q and \bar{Q} to flip ($Q \rightarrow 1$ and $\bar{Q} \rightarrow 0$)
- ② when clock goes low slave is activated
- ↳ the masters Q 's get passed into slave latch
- ↳ the high Q sets and makes Q go high and \bar{Q} low
- [so by making J go high and clock pulses Q turns on]

writes clock back

flips Q and \bar{Q}

• Resetting is same but flipped

- Toggling → the feedback of Q and \bar{Q} still cause it to toggle feedback
- J [normally makes $Q \rightarrow 1$] but makes $Q \rightarrow 1 = \bar{Q}$ for J
- J sets [$Q \rightarrow 1$ or $\bar{Q} \rightarrow 0$] feed back does is K, looks like $Q \rightarrow 0$ makes $Q \rightarrow 0 = \bar{Q}$ for K
- If resets ($Q \rightarrow 0$ or $\bar{Q} \rightarrow 1$)

{Clock goes high to set Master latch and when it goes low it goes to Slave, Thus no racing problem! (for it to output the Q, it waits for \bar{Q} to go high)}

↳ only toggles once per clock cycle

With these you can build a binary counter and then with logic gates and configurations you can build a computer

more

↳ clock speed on these things is very important