Infra-red Based Image Processing Design Report



www.digilentdesigncontest.com

Infra-red Based Image Processing


Szilárd Hegedűs szilard.hegedus@student.unitbv.ro

Submitted for the 2019 Digilent Design Contest Europe


May 3, 2019

Advisor: Dan Nicula

Transilvania University Brasov, Romania







Infrared Image Processing Unit


Features:

- · Configurable algorithm succession
- Configurable used algorithm number
- Resolution: 1080p@30Hz
- Frequency: 100 MHZ
- Double DMA allow multiple pixels to be processed in a clock cycle

Implemented algorithms:

- Dead/Stuck pixel correction
- Median filter
- Image smoothing
- Image sharpening
- Edge detection

Zybo Z7-20



Applications



- · Image effects
- · Image enhancement



Working and comparison of different image processing algorithms



- · Driver behavior detection
- Road detection



- Blood analysis
- Tumor detection
- Cell mineral analysis

Infra-red based Image Processing Design Report



Contents Background5 STS INTERRUPTS.......45 Interrupt Handlers.......48 Discussion 53 Appendix A: Name of Source Code Files HDL.......56



Introduction

Infra-red image processing is trending in the automotive industry as the cars get more sophisticated, we can face detection and Eyegaze solutions. It is widely used because it does not depend on ambient light it has it own light source that luminates the target and IR waves reflected are captured with the specific camera. Furthermore, sunglasses do not block IR, it is intended for visible light and the eyes can be seen even sunglasses on.

We can observe infra-red imaging in medical applications the veins and the blood flow in them can be tracked using this technology than can't be done with RGB cameras.

The most common and known application is in security cameras for the same reason as in automotive its night vision property, there are come cameras can are hybrid with some filters they are RGB at day time, note that for these the red color isn't shown as red is closer to pink, and IR at night. These can be found as night vision cameras.

Nowadays all cameras support some image processing algorithms that are already integrated in the silicon next to the CMOS sensor. These can be automatic white balance, black balance, exposure control, band filter, 60/50 Hz detection and so on. Some programmable features like mirror/flip, crop, windowing, panning and others.

Abstract

Hardware extendable and software configurable image processing unit written in Verilog, that applies different algorithms to an input frame. In this case five algorithm are presented: dead/stuck pixel correction, image sharpening, image smoothing, median filtering and edge detection. All this in real time, with a resolution of 1080p@30Hz.

Objectives

- Extend the existing Pcam 5C demo
- Add image processing algorithms to the existing chain
- Design a hardware extendible module
- Software programmable module
- Use the Zybo Z7-20 CSI connector with an existing camera on the market

Features-in-Brief

- There are five image processing algorithms in the IP these can be applied in any order and number
- Processing 1 pixel/clock
- Maximum tested frequency 150 MHz on Zybo Z7-20 board
- Resource occupation 35% LUT and BRAM



Project Summary

The project extends the Pcam 5C demo project, by inserting an image processing module with five filters:

- Dead/stuck pixel correction
- Median filter
- Image sharpening
- Image smoothing
- Edge detection

Each of these can be software configured in witch order or how many of these will be applied to the input stream.

The camera is an OV5647 night vision camera intended for the Raspberry Pi, but has the same CSI-2 connector as the Zybo Z7.

Digilent Products Required

Zybo Z7-20 SoC

Tools Required

- Soldering iron
- Wire
- Logic analyzer
- Raspberry Pi compatible camera

Design Status

Implemented, tested. Can be further developed

Background

Why This Project?

Infra-red image processing started to take over the automotive industry, because it is not sensitive to visible light. Application like tracking human behavior in the car is monitored to prevent accidents, these can be falling asleep while driving keeping track if the driver is paying attention to the road and so on.

IR cameras can see the human eye even through sunglasses, and the cameras image is not affected from daylight or if its night, and there is from very little to none ambient light. The cameras have their own light source, LED's mounted next to the lens.

This project shows some image processing algorithms that improve the quality of the image for it to be further processed. Algorithms like face detection and/or Eyegaze are very common application. But for them to work properly good quality image is remanded at the algorithm input.



Why These Algorithms?

Dead/stuck pixels are an issue in any camera system. This means there some pixel values that are always constant, the sensor does not detect properly. These must be replaced; they are considered to be noise.

Median filtering is a common preprocessing method that smooths the image and eliminates noise statistically, this all pixels in neighborhood have high probability to same similar values so if any noise gets in this area, by sorting it this value/noise will get in of the ends of the sorted array. At edges median filtering attenuates them and the sorting technique is best for spiky noise.

Image sharpening accentuates the edges, any low-pass will attenuate edges in exchange to reduce noise. Sharpening is a method to restore a blurred image.

Smoothing filter reduces noise in an image, using a 2D convolution. The kernel has a gaussian distribution that will not blur the image as much as the median filter, but it not that efficient on spiky noise.

Edge detection is used commonly for feature extraction algorithms or sharpening where a proportion of the edges are added to the blurred image to regain its details.

All these five algorithms are based upon kernel and neighborhood processing in the accent of this project is not on the algorithms but the structure of the system where these can be applied in anny succession to an input image.

Reference Material

Yon, J. J., Mottin, E., Biancardini, L., Letellier, L., & Tissot, J. L. (2003). Infrared microbolometer sensors and their application in automotive safety. In *Advanced Microsystems for Automotive Applications 2003* (pp. 137-157). Springer, Berlin, Heidelberg.

Reich, G. (2005). Near-infrared spectroscopy and imaging: basic principles and pharmaceutical applications. *Advanced drug delivery reviews*, *57*(8), 1109-1143.

Stein, G. S., Shashua, A., Gdalyahu, Y., & Liyatan, H. (2010). *U.S. Patent No. 7,786,898*. Washington, DC: U.S. Patent and Trademark Office.


Hirota, M., Ohta, Y., & Fukuyama, Y. (2008, May). Low-cost thermo-electric infrared FPAs and their automotive applications. In *Infrared technology and applications XXXIV* (Vol. 6940, p. 694032). International Society for Optics and Photonics.

Ibarra-Castanedo, C., Gonzalez, D., Klein, M., Pilla, M., Vallerand, S., & Maldague, X. (2004). Infrared image processing and data analysis. *Infrared physics & technology*, *46*(1-2), 75-83.

Diakides, M., Bronzino, J. D., & Peterson, D. R. (Eds.). (2012). *Medical infrared imaging: principles and practices*. CRC press.



Design



The design consists of two modules ir_filters, that will process the image from the input, and an axi2frame module than can read an image from the DDR memory and feds that image as input, the later module is used for testing if there is no camera available. This architecture extends the Pcam 5c demo.

Features and Specifications

- [Ft 1] 24-bit, 1 pixels RGB (8-bit each layer) grayscale input image only
- [Ft 2] 24-bit, 1 pixels RGB output, each byte represents one output pixel

Data	Byte	
Data [23:16]	Blue	
Data [15:8]	Green	
Data [7:0]	RED	
		

Table 1, Data format



Pixel

r7 r6 r5 r4 r3 r2 r1 r0 g7 g6 g5 g4 g3 g2 g1 g0 b7 b6 b5 b4 b3 b2 b1 b0

Table 2, Byte format

- [Ft 3] Configurations can be changed only when block is disabled
- [Ft 4] Support: Maximum Image width 2048 pixels; minimum image width 4 pixel
- [Ft 5] The output image size is equal to the input image size, the result will have 1-pixel width junk on the border for each **PE** it passes through, as shown in Figure 4, Input/output format (for 1 algorithm)
- [Ft 6] Configurable input source for each 5 **PE**:
 - 1) Each **PE** can take the input frame from the other **PE**s outputs, or from system input
 - 2) A **PE** cannot take its output as input
 - 3) Each PE can be used only once during a frame
- [Ft 7] **PE** configuration signals:

PE	Register
Dead/stuck pixel correction	cfg_dpc
Median filter	cfg_med
Low-pass filter	cfg_lpf
Sharpening	cfg_sharp
Edge detector	cfg edge

Table 3, Configuration naming

[Ft 8] Filter input selection codes

PE output	Selection code
Dead/stuck pixel correction	00001
Median filter	00010
Low-pass filter	00100
Sharpening	01000
Edge detector	10000

Table 4, Selection codes

For each selector the code for the corresponding **PE** input will be the global input.

Exapmle1: cfg_dpc(00001) means that the dead pixel correction module will receive the global input

Example2: cfg_med(00001) means that the median filter module will receive the output of the dead pixel correction **PE**.


Configuration details

Example1: If given the configuration below



Register	Configuration
cfg_dpc	00001
cfg_med	00010
cfg_lpf	00100
cfg_sharp	01000
cfg_edge	10000


Table 5, Configuration Example 1



Example 2:

Register	Configuration
cfg_dpc	00000
cfg_med	00000
cfg_lpf	01000
cfg_sharp	00001
cfg_edge	10000

Table 6, Configuration Example 2



SW2, SW1, SW0	Filters
000	Transparent
0 0 1	Dead stuck pixel correction
010	Median filter
011	Laplace filter
100	Smoothing filter
1 0 1	Sharpening filter
110	Smooth + Laplace filter
111	Smooth + Sharpening + Laplace filter

Table 7, Switch configurations for filters

- [Ft 9] Switch configs can be changed only when module is disabled
- [Ft 10] SW3 changes between original i9mage and camera input
- [Ft 11] For testing and image must be copied to an SD card all color planes in 3 different files. These will be read and written to the DDR memory to the specified address in the C code






Figure 3, GPIO bits for buttons and switches

Line Buffer features

- [Ft 1] Byte/pixel input data (8-bit each pixel)
- [Ft 2] FI input
- [Ft 3] 3x3 image segment output
- [Ft 4] Adapts **FI** control signals for the output frame
- [Ft 5] Self-reset at start of frame

Filter features

- [Ft 1] Byte/pixel input (24-bit each pixel)
- [Ft 2] Uses a configuration threshold for the permitted maximum error
- [Ft 3] Output has the same size as the input, but with junk data on 1-pixel border for each filter applied
- [Ft 4] Input and output both on FI

Additional features:

- [Ft 1] <u>Sharpening filter</u> has a coefficient of the mask that is added to the input image, the number is an integer on 4 bits
- [Ft 2] <u>Dead pixel correction</u> uses a threshold for the permitted maximum error See *Table 8*, Algorithm description and *Error! Reference source not found.* for details

Design Overview

The **Ir_filters** module applies 5 different image processing algorithms in a user defined number and order on an input IR image (a single plane of data).






Figure 4, Input/output format (for 1 algorithm)

The processed, output image, has the same size as the input but its borders are junk data (Figure 4, Input/output format (for 1 algorithm)3). The width of the border containing invalid values depends on the number of algorithms that is applied to the input. The size of the junk on the borders can varies between 1 and 5.

The description of these algorithms is described in Table 8, Algorithm description:

	Description		
Stuck/dead pixel correction	Correct dead or stucked pixels in an image, caused by the sensor, by verifying if the center pixel is more different from its neighbors. If the difference is higher than a specified threshold, it is replaced by with the average of its neighbors.		
	$egin{array}{ c c c c c c c c c c c c c c c c c c c$		
	$egin{array}{ c c c c c c c c c c c c c c c c c c c$		
	$P_{out}(x,y) = \begin{cases} P_{in}(x,y), P_{in}(x,y) - N_i < threshold, i = \overline{1,8} \\ \frac{1}{8} \sum_{i=1}^{8} N_i, otherwise \end{cases}$		
Median filter	Applies median filter to input image, replacing the center pixel from a 3x3 kernel with the median value of the 9 pixels.		



Low-pass filter Applies a mean filter to the input image, using the kernel:

(smoothing filter)

$$\frac{1}{16} \begin{bmatrix} 1 & 2 & 1 \\ 2 & 4 & 2 \\ 1 & 2 & 1 \end{bmatrix}$$

Image Sharpening Sharpens the input image using a Laplacian filter. The image is passed through convolved with M, the result is subtracted from the input, the result is called mask. The mask is added to the original image.

$$P_{out}(x,y) = P_{in}(x,y) + coef * (P_{in}(x,y) - P_M(x,y))$$

$$P_M(x,y) = \frac{1}{8} \sum_{i=-1}^{1} \sum_{j=-1}^{1} P_{in}(x+i,y+j) * M(x+i,y+j)$$

$$M = \begin{bmatrix} 0 & -1 & 0 \\ -1 & 4 & -1 \\ 0 & -1 & 0 \end{bmatrix}$$

Edge detection Detects edges by using a Laplacian filter, using the kernel below:

$$\begin{bmatrix} 0 & -1 & 0 \\ -1 & 4 & -1 \\ 0 & -1 & 0 \end{bmatrix}$$

Table 8, Algorithm description






Figure 5, Ir_filters symbol

Flow description

- 1) The module is configured then enabled
- 2) Input image is provided on input FI_i
- 3) Output is calculated according to the configured algorithm order and sent to FI_o
- 4) FI protocol violated at output interface if disabled before end of frame

Interfaces

The diagram presented by Figure 6, ir_filters architecture for the interfaces:







Figure 6, ir_filters architecture



System IF

Signal name	Functionality	I/O	Width [bits]
Clk	System Clock	1	1
rst_n	Asynchronous system reset active low	1	1



Configuration interface

Signal name	Functionality	I/O	Width [bits]
cfg_blk_en	Block enable	1	1
cfg_dpc	Dead pixel correction (one-hot)	1	5
cfg_med	Median filter	1	5
cfg_lpf	Low-pass filter	1	5
cfg_sharp	Sharpening filter	1	5
cfg_edge	Edge detection	1	5
cfg_dpc_thr	Dead pixel correction threshold	1	8
cfg_sharp_coef	Sharpening module coefficient (integer)	1	3

Input Frame interface

Signal name	Functionality	I/O	Width [bits]
frm_i_rdy	Module is ready to receive the data	0	1
frm_i_val	Data valid	1	1
frm_i_data	Input Data (4 pixels per cycle)	1	32
frm_i_sof	Start of Frame	1	1
frm_i_eof	End of Frame	1	1
frm_i_sol	Start of Line	1	1
frm_i_eol	End of Line	1	1

Output Frame interface

Signal name	Functionality	I/O	Width [bits]
frm_o_rdy	The target is ready to receive the data	I	1
frm_o_val	Data valid	0	1
frm_o_data	Output Data (4 pixels per cycle)	0	32
frm_o_sof	Start of Frame	0	1
frm_o_eof	End of Frame	0	1
frm_o_sol	Start of Line	0	1
frm_o_eol	End of Line	0	1

FIFO interface

•			
Signal name	Functionality	I/O	Width [10* bits]
lb_fifo_push	Push data	0	1
lb_fifo_pop	Pop data	0	1
lb_fifo_pushdata	Input data	0	32
lb_fifo_empty	Fifo empty	I	1
lb_fifo_full	Fifo full	1	1
lb_fifo_popdata	Output data	1	32



Detailed Design Description

The **ir_filters** module processes an 8-bit greyscale/infrared image, using 5 different processing units:

- Dead/Stuck pixel correction
- Median filtering
- Mean filtering
- Image sharpening
- Edge detection

The order in which the algorithms are applied is configurable and not all must be applied, but each can be applied only once and one processing units' output shouldn't be feedback as input.



Internal design and flow

The **ir_filters** has 5 processing units for each algorithm, all these modules get its input from a line buffer, providing 3x1 or a 3x3 kernel. The data flow is managed by an arbiter, that also generates the interrupt.




Figure 8, ir_filters internal design and flow

Flow description

- 1) Module is configured than enabled
- 2) Image is provided on the input FI
- 3) Input is provided to the processing units depending on the configured order
- 4) Every processing unit output will be sent to the next processing unit input
- 5) Final output is sent on output FI






Figure 9, Input/Output format (for 1 algorithm)


The processed, output image, has the same size as the input but its borders are junk data (Figure 9, Input/Output format (for 1 algorithm)). The width of the border containing invalid values depends on the number of algorithms that is applied to the input. The size of the junk on the borders can varies between 1 and 5.

IR_FILTERS Module Description

ir_filters Module

This module is the top module that contains all the blocks described above.

ir_filters module interfaces





IR_FILTERS internal design




Figure 11 ir_filters internal design

Line Buffer Module

Line buffer module gets an input image on the **FI** and outputs all 3x3 or 3x1 kernels for further processing.

P00	P01	P02
P10	P11	P12
P20	P21	P22

Table 9, line_buffer output data






Figure 13, Line buffer internal design

The full image is fed into the module, a FIFO is used with double the width than the input pixels width. The data is delayed than fed as the lower half of the FIFO input data. At the output that data is further delayed getting the second row of the 3x3 matrix and now this data is fed as the upper half of the FIFO input and at the output it will represent the third row of the 3x3 window.

The delay between the input and the output of the FIFO is one-line width, the depth of the FIFO is 2048, the cameras image is 1920 pixels wide. The height if the image negligible, this module work for any width greater than three.






Figure 14, line_buffer timing diagram




Figure 15, Sliding window working principle

The windows move in raster order, as shown in *Figure* 15, Sliding window, the orange window represents the first window and the purple the second one.

Smoothing filter module

Applies mean filter on 3x3 sequence provided from a line buffer.



Smoothing filter internal design

See Table 9, line_buffer output data, for pixel inputs.




Figure 16, smooth_filter3x3 internal design

The module convolves 9 input pixels with the mask $\frac{1}{16}\begin{bmatrix} 1 & 2 & 1 \\ 2 & 4 & 2 \\ 1 & 2 & 1 \end{bmatrix}$.

This architecture calculates one pixel in a cycle, it must be instantiated four times.




Figure 17, smooth_filter timing diagram



Input



Output: Blurred

Noise reduced



Dead pixel correction module

The module corrects dead or stuck pixels by subtracting the center pixel from all its neighbors and if the absolute value exceeds the given threshold, the pixel will be replacing with de average of its eight neighbors.



Dead pixel module internal design




Figure 18, dead_pix_3x3 correction internal design



The output data is changed only if the center pixel of the 3x3 mask is different from its neighbors. That is checked by firstly calculating max(center, neighbor) – min(center, neighbor) and from this result the threshold is subtracted. All eight sign bits are checked if all subtractions are negative that means |center - neighbor| is less that the configured threshold and the output will be the average of the pixels around the center one.




Figure 19, Dead pixel correction timing diagram

This module works only for 3x3 images because the center is always compared. To achieve 4 pixels in a cycle the module must be instantiated multiple times.



Input



Output:

No blur

Reduced noise

Needs threshold





Laplace filter

Applies 3x3 convolution and the result image is a map of the edges in the image.

Laplace filter internal design




Figure 20, laplace_filter3x3 internal design

The output is computed using the formula below:

$$P_{out} = | -(P_{01} + P_{11} + P_{12} + P_{21}) + 4P_{11} |$$

 $P_{out} = |-(P_{01}+P_{11}+P_{12}+P_{21})+4P_{11}|$ The convolution is computed and then the sign bit is wired to the mux selection to set the output to the absolute value of the convolutions result.




Figure 21 Laplace Filter timing diagram

To obtain the image for three channels the line buffer input output is divided into separate channels and feed intro three instances, the outputs are then concatenated to form an RGB image.



Input



Output: Edges only





Sharpening filter

The **sharp_filter** module applies a sharpening filter to an input grayscale image, calculated as the convolutions of the pixels in a 3x3 mask.

Sharpening filter internal design




Figure 22 sharp_filter3x3 internal design

The module uses the mean filters output and uses the 4 instances of the circuit shown above. What calculates the output as shown in the formula, where the blurred pixel is the mean filter output.

$$P_{out}(x,y) = P_{in}(x,y) + coef * (P_{in}(x,y) - P_M(x,y))$$

$$P_M(x,y) = \frac{1}{8} \sum_{i=-1}^{1} \sum_{j=-1}^{1} P_{in}(x+i,y+j) * M(x+i,y+j); M = \begin{bmatrix} 0 & -1 & 0 \\ -1 & 4 & -1 \\ -0 & -1 & 0 \end{bmatrix}$$




Figure 23, laplace4sharp internal design

Calculates the 3x3 convolution with kernel M.



First the borders are added together and then converted to twos complement. The center pixel is multiplied by 20 the two results are added together and then divided by 8. The module has an initial latency of 3 clock cycles.





Figure 24, Sharpening filter timing diagram






Output:

More details, the curves of the face are more visible




Median filter module

Median filter interfaces





Median filter internal design



The filter sorts each column in the 3x3 segment, the output of this stage is a 3x3 matrix that will be further sorted. The comparators have two outputs for the high and low value of the comparison.




Figure 27 median_filter, horizontal, diagonal sorting and output generation

The vertically ordered 3x3 matrix is given as input, the first comparison stage orders the data horizontally and the last sorts the diagonal, the middle value of matrix is the median.






Figure 28 median_filter timing diagram







Selector module

Controls the flow of how each processing units gets its input data.

Selector module interfaces




Figure 29 Selector module interfaces

Selector module internal design






Figure 30, selector_2i module internal design

Each selector will receive a one hot code, according to that input the output will be frame input for what the select has a 1 on the corresponding bit. Ready signal will be output in the same manner.




Figure 31, selector_6i architecture

AXI2FRAME

The AXI2FRAME reads 3 maps through AXI, stores them in FIFO memories, then these maps are recombined to a single channel data and interrupts are generated to signal any AXI error, read done.

Internal design and flow

The AXI2FRAME has 3 different submodules to read 3 maps on **AXI** and store them in FIFOs, to read the FIFOs and generate output data on **FI** and to generate interrupts. See the diagram below for details.







Figure 32, axi2frm internal design

Flow description

- 1) All AXI2FRM modules are configured
- 2) Module is enabled
- 3) The configured number of Image maps are read from the DDR
- 4) Every channel data is stored in the corresponding FIFO
- 5) The FIFOs are read and data is sent out on FI
- 6) When the whole image was read, interrupt signal is generated

See in the diagram below for the interfaces:





System IF

Signal name	Functionality	I/O	Width [bits]
clk	Clock	I	1
rst_n	Asynchronous system reset active low	1	1

Configuration interface

Signal name	Functionality		Width [bits]
cfg_blk_en	Module enable	1	1
cfg_img_width	Image width	1	11
cfg_img_height	Image height	I	11
cfg_stride	The address distance between the first		11
	address of successive "horizontal" reads		
cfg_map0_ba	Channel 0 base address	I	32
cfg_map1_ba	Channel 1 base address	I	32
cfg_map2_ba	Channel 2 base address	I	32
cfg_map0_en	Enable map0 read	I	1
cfg_map1_en	Enable map1 read	ı	1
cfg_map2_en	Enable map2 read	ı	1
cfg_max_burst_length	Maximum burst length	I	8
cfg_reverse_byte	1 if input in Big Endian, 0 if data is in	ı	1
	Small Endian		
cfg_int_ack	Interrupt acknowledge	1	1

FRAME interface

Signal name	Functionality	I/O	Width [bits]
frm_rdy	The target is ready to receive the data	l	1
frm_val	Data valid	0	1
frm_data	Data	0	24
frm_sof	Start of Frame	0	1
frm_eof	End of Frame	0	1
frm_sol	Start of Line	0	1
frm_eol	End of Line	0	1

Output status interface

Signal name	Functionality	I/O	Width [bits]
sts_axi_error	AXI transaction error	0	1
sts_idle	Module idle	0	1
sts_read_done	Read done	0	1
sts_frm_int	Frame interrupt	0	1

AXI READ interface

Address channel

Signal name	Functionality	I/O	Width [bits]
araddr	Address	0	32



arlen	Burst length	0	8
arsize	Burst size	0	3
arburst	Burst type	0	2
arvalid	Read address valid	0	1
arready	Ready to receive address	I	1

Read data channel

Signal name	Functionality	I/O	Width [bits]
rdata	Data	1	AXI_BUS_SIZE
rlast	Read last	1	1
rvalid	Read valid	1	1
rready	Ready to receive read data	0	1
rresp	AXI response	1	2

Input parameters

i. AXI_BUS_SIZE – AXI bus size (only 64)

AXI IF features

- [Ft 1] The module uses three different AXI read channels
- [Ft 2] Independent base address configuration for all 3 AXI channels
- [Ft 3] Uses AXI4 reduced interface
- [Ft 4] ARBUSRT is stuck at 2'd1 only incremental supported
- [Ft 5] ARSIZE must be 3 (64-bit data width)

Functionality Features

- [Ft 12] The AXI2FRAME reads the maps from the DDR that are enabled, and sets the output as shown at [Ft 5]. The maps that are not enable will be 0 in the output data.
- [Ft 13] When done reading the image status idle signal will be activated and done pulse will be generated indicating the moment when the last valid data was transferred on **FI**.
- [Ft 14] Input data format for AXI on 64 bits:

Data	Bytes	Bytes
Data [63:56]	BYTE7	BYTE0
Data [55:48]	BYTE6	BYTE1
Data [47:40]	BYTE5	BYTE2
Data [39:32]	BYTE4	BYTE3
Data [31:24]	BYTE3	BYTE4
Data [23:16]	BYTE2	BYTE5
Data [15:8]	BYTE1	BYTE6
Data [7:0]	BYTE0	BYTE7

[Ft 15] Output data format:

Data	Channel 2	Channel 1	Channel 0
Data [23:0]	Map1	Map1	Map0



Limitations

- [Lim 1] No pending request
- [Lim 2] Max image size 2047x2047
- [Lim 3] Min image size is 8x8 pixels, when AXI Data Width is 64

Behavior at Enable/Disable System Enable

- > If enable "cfg_blk_en" is 0 the memory will not be read and all signals in the FI will be low.
- ➤ When enable "cfg_blk_en" is 1 it will respect the functionality described at 5.2
- The module must be enabled only after the proper configuration
- > The module configuration should not be changed while enable
- > The module configurations should be changed during the interrupt phase
- The module will start and will reset at posedge enable
- > When module is done reading the image an interrupt will be sent
- Module cannot be disabled while status idle is not active

Module Description

AXI2FIFO Module

This module reads a map through AXI read interface and pushes data into a FIFO memory.

AXI2FIFO module interfaces




Figure 34, axi2fifo module interface



Module Parameters

Parameter	Description
AXI_BUS_SIZE	AXI bus size 64

AXI2FIFO module internal design




Figure 35, axi2fifo internal design



Addresses are generated by adding a constant increment to the base address, the constant is the (burst length * burst size). The increment is calculated as burst length multiplied by the bus size.

Two counters keep track of the pixel read from the memory, after each valid data a burst length will be decremented from the pixel counter, when both line and pixel counter are 0 the done flag will be activated.

The module has no pend request, the address is valid while there is data to be read and the to read, after the last data has arrived the address will increment.

Data will be pushed into the FIFO if it is ready (there is enough space in the FIFO for a new burst) and the data is valid.

When the data is in big endian the output will be converted to small endian, otherwise the output is same as it is read from the DDR.

Module is reset on system reset or positive edge of enable.




Figure 36, axi2fifo timing diagram



FIFO2FRM_3MAP Module

FIFO2FRM_3MAP module interface




Figure 37,fifo2frm_3map module interface

Module parameters

Parameter	Description
FIFO_DATA_WIDTH	Input data width



FIFO2FRM_3MAP module internal design




Figure 38, fifo2frm_3map internal design, control signals

Start of frame is generated and the posedge enable and reset after the first valid data is sent. Start of line is set at start or after end of line. End of line is set at the last pixel from the current line, and end of frame is set at the last pixel from the frame.

The pixel and line counters will reset at system reset or when end of line respective end of frame is active. Pixel counter in counting the number of pixels in a line, Line counter tracks the number of lines in the frame.

A "**fifo_chN_pop**" is sent if the current channel is enabled and is not empty, and all bytes are extracted from the burst.






Figure 39, fifo2frm_3map internal design, data

A pixel represents 1 byte of the input data, to generate a 1 channel 24-bit data output the data from all 3 channels are shifted right by 1 byte as many times as many bytes it contains extracting the last 8 bits of the data and concatenating them.




Figure 40, fifo2frm_3map internal design, pop and valid



Pop will be sent when the enabled FIFOs are not empty, and all data is extracted from a burst.

The data on the output is considered valid if the time between the two pop signals is exactly the number of bytes the data contains. If the counter finishes counting the number of shifting operations and if it exceeds the number of bytes in the input data valid will be deactivated.




Figure 41, fifo2frm_3map timing diagram

STS_INTERRUPTS module

STS_INTERRUPTS module interfaces








Figure 2.4, STS_INTERRUPTS module interfaces

Status module internal design





The module indicates an error when the AXI response for one of the channels is not 0("OKAY").






Figure 43, sts-interrupt module diagram for errors

The idle signal and read done is activated if the AXI2FIFO module for one of the channels is done reading and the FRAME module sent the last pixel (eof signal is active). Idle will be deactivate on reset or positive edge enable.




Figure 44, sts_interrupts idle signal timing diagram

Interrupt is generated after end of frame signal is received and will stay active until an acknowledge will arrive or it is reset automatically by the next module using the read reset signal. During the interrupt the module configurations can be changed.




Figure 45, interrupt behavior

Read reset must be a pulse that will reset the all modules it generates a posedge enable, so the module can reset automatically. If this pulse doesn't exist, the module will send only 1 frame at the preset configuration.



Software

Interrupt Handlers

In the software part the majority of the Pcam 5c demo software is kept. Additional features are added. A second VDMA instance to create a split screen, on one half of the monitor to see the original unprocessed image and on the other half the processed one.

The interrupt for this handler is generated by the ir_filters module, at each end of the processed frame.

To achieve this effect the DMAs are two circular buffers, in Vivado the frame number was increased to have a bigger gap between the read and write pointer. In that gap the with memcpy instruction the original image is copied and overwrites the half of the processed one. The copy action must be complete before the read pointer gets to that memory zone. To make sure the read pointer will not be faster than the copy action both read and write pointers where parked at the current frame until the overwriting is completed. At the same time the interrupt is disabled.




Figure 46, DMA memcpy working principle

The DMA1 from Figure 46, DMA memcpy working principle, writes the data from the camera and the read data is send to the image processing module. The other one, DMA2, stores the processed image and the read frame is sent to the display. The copy action must take place before DMA2's read pointer to get to the frame where the data is being copied.






Figure 47, DMA interrupt handler algorithm

Besides the DMA interrupt handler there is a GPIO interrupt handler, whose purpose is to red the push buttons and the switches from the Zybo board and change the configuration of the module. There are some defined configurations in software that have some filter orders and numbers defined like having only one filter active, having a succession of two filters or more, these can be selected using the switches. Some filters have coefficients, the value of these can be changed using the buttons. SW3 will select between



Camera configuration

Int this project there is another camera used than in the Pcam5C demo an OV5647. The configuration part and the camera object instantiation were rewritten, and the a I2C driver was removed from the original project, a new one was added.

The cameras configuration was extracted from a Raspberry Pi with the help of a logic analyzer.




Figure 48, I2C pins on the camera

In the Raspberry Pi after enabling the camera using the *raspivid* command in the terminal the analyzer picked up a configuration, which the Seleae software decoded.



Figure 49, I2C decoded configuration

The extracted configuration was parsed and copied in the C code; the same segment was further sent from the Zybo board to start the camera.



Filter configuration

All configuration is made by writing the register bank via the APB interface. In Vivado the APB bridge connects the processing system to the bank.

```
void filter_cfg()
{
    Xil_Out32(APB_BASE_ADDR + CFG_IMG_WIDTH_ADDR, IMG_W);
    Xil_Out32(APB_BASE_ADDR + CFG_IMG_HEIGHT_ADDR, IMG_H);
    Xil_Out32(APB_BASE_ADDR + CFG_IMG_HEIGHT_ADDR, IMG_H);
    Xil_Out32(APB_BASE_ADDR + CFG_PIX_CORR_SEL_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_SHARP_SEL_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_MEDIAN_SEL_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_LAPLACE_SEL_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_OUTPUT_SEL_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_PIX_CORR_THR_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_SHARP_COEF_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_SHARP_COEF_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_TEST_MODE_EN_ADDR, 0);
}
```

The configuration presented above is the selection of each selector module. Now it is configured so that the input stream will go to the output without any processing.




Figure 50, Configuration for transparent



```
void filter_cfg()
{
    Xil_Out32(APB_BASE_ADDR + CFG_IMG_WIDTH_ADDR, IMG_W);
    Xil_Out32(APB_BASE_ADDR + CFG_IMG_HEIGHT_ADDR, IMG_H);
    Xil_Out32(APB_BASE_ADDR + CFG_PIX_CORR_SEL_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_SHARP_SEL_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_SMOOTH_SEL_ADDR, SMOOTH_IN_CODE);
    Xil_Out32(APB_BASE_ADDR + CFG_MEDIAN_SEL_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_LAPLACE_SEL_ADDR, SMOOTH_IN_CODE);
    Xil_Out32(APB_BASE_ADDR + CFG_OUTPUT_SEL_ADDR, LAPLACE_IN_CODE);
    Xil_Out32(APB_BASE_ADDR + CFG_PIX_CORR_THR_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_SHARP_COEF_ADDR, 0);
    Xil_Out32(APB_BASE_ADDR + CFG_TEST_MODE_EN_ADDR, 0);
}
```

Putting the its own input to a processing element will be treated for it to gain the global input, to avoid eventual configuration errors, normally it would connect the input to the output and the module will not work.




Figure 51, configuration for two filter succession



Discussion

Problems Encountered

Camera configuration, the I2c driver in the Pcam 5c demo was not working. At first it failed at the self-test when reading the registers containing the camera model number. It always read the same value even if no camera was connected. A new I2C driver was written.

Adding the module in the design flow. Before adding the second VDMA the processing module was connected to the GammaCorrection module. In this configuration the system wasn't functional. A bug was detected using chip scope where the GammaCorrection module does not support valid before ready handshake and the filtering module did not provide a ready signal and the system blocked. After resolving this bug when configuring the whole pipeline in software all components were reset and the filters not, this resulted in a shifted image on the display. To resolve this a self-reset was added to the line buffers, sot it will all reset, clear the FIFO and the internal registers at each start of frame signal.

Compatibility between AXI Stream and Frame interface. All modules in the Pcam 5c demo work on AXI Stream interface, but frame interface is needed to generate interrupts on end of frame. An interface converted was written to make create additional start of line and end of frame signal to the existing AXI Stream signals. On the other side there is no need for separate module, it only requires correct wiring.

Understanding the existing Pcam 5c demo to be able to modify it, both hardware and software side, integrating modules/IPs, rewriting the C source codes to match the current configuration settings, modify the drivers for the current setup.

Engineering Resources Used

- Vivado 2016.4 Design Suite
- Modelsim
- Seleae logic
- Notepad++

Marketability

The architecture of the project offers a flexibility, the algorithms used are simple, they are implemented just showcase the design. At the current state the project is a good for preprocessing images. Because of its extensibility some more complicated processes can be added like face detection, Eyegaze or any other neural network based algorithm.

Depending on the application only functionality can be added, for example in the medical industry is need for image enhancement and after what recognition algorithm, organ detection or mineral recognition both based on the reflected infrared light.

In automotive the principle usage of infrared imaging is its night vision capability and seeing eyes even through sun glasses, most common used for different type detection for the driver behavior to increase the safety.



Community Feedback

The commutity asked consisting of students and professors replied positive, the project is complex that had a lot a of effort put into it. Just by understanting a flow of an existing project and extending it both hardware and software side is challenging, it is always easier to do something from sratch.

Other big point is the interfacing of the Raspberry Pi camera. These products are widely spread in the market the Raspberry Pa has a lot of different cameras with different resolutions, color space, functionalities. This project showcases that it is possible to connect any commercial camera with CSI-2 standard connector to the Zybo board.

The architecture part is extensible the algorithm showcased are relatively simple ones used today in preprocessing tehniques for some beefy algorithm based on neural network for different type of detections mostly. But int is possible to replace or add an existing block to some more complicated algorithm.



References

Silverman, J. (1993, November). Signal-processing algorithms for display and enhancement of IR images. In *Infrared Technology XIX* (Vol. 2020, pp. 440-451). International Society for Optics and Photonics.

Marcello V., Piervincenzo R. (2011), Algorithms for infrared image processing, The University of Milan, www.politesi.polimi.it

Tanji E., Ookubo S. (January, 2015). *Infrared Camera Image Processing Technology and Examples of Applications*. NEC Technical Journal, Vol.9 No.1

Gonzalez, R. C., & Woods, R. E. (2002). Digital image processing [M]. *Publishing house of electronics industry*, 141(7).

Vega-Rodríguez, M. A., Sánchez-Pérez, J. M., & Gómez-Pulido, J. A. (2002, July). An FPGA-based implementation for median filter meeting the real-time requirements of automated visual inspection systems. In *Proc. 10th Mediterranean Conf. Control and Automation*.

Sowmya, S., & Paily, R. (2011, February). FPGA implementation of image enhancement algorithms. In 2011 International Conference on Communications and Signal Processing (pp. 584-588). IEEE.

Chandrashekar, M., Kumar, U. N., Reddy, K. S., & Raju, K. N. (2009). FPGA implementation of high-speed infrared image enhancement. *International Journal of Electronic Engineering Research*, 1(3), 279-285.

İlk, H. G., Jane, O., & İlk, Ö. (2011). The effect of Laplacian filter in adaptive unsharp masking for infrared image enhancement. *Infrared Physics & Technology*, *54*(5), 427-438.

Jiang, L. J., Ng, E. Y. K., Yeo, A. C. B., Wu, S., Pan, F., Yau, W. Y., ... & Yang, Y. (2005). A perspective on medical infrared imaging. *Journal of medical engineering & technology*, 29(6), 257-267.

Arm Holdings, AMBA AXI and ACE™ Protocol Specification, <u>www.arm.com</u>

Arm Holdings, AMBA 4 AXI4-Stream Protocol, www.arm.com



Appendix A: Name of Source Code Files HDL

```
// Project : ir filters
// Module Name : axi stream2Frame
// Author : Szilard Hegedus
// Created : 01/21/2019
//-----
// Description : Converts AXI4 Stream interface to Frame interface
// Modification history :
// 11/15/2018 (SH): Initial version
//-----
_____
module axi stream2frame#(
 parameter DATA WIDTH = 24
) (
input
                   clk
                                 , // Syste clock
 input
                   rst n
                                   , // Asynchronous reset active
_____
                                  , // Image width
 input [11:0]
                   cfg img w
 input [11:0] cfg_img_h
                                 , // Image width
//----- AXI-Stream interface -----
_____
                   input
 input
transferred
                   input
 input
      [DATA WIDTH-1:0] m axi stream tdata , // Data transferred from slave
to master
                   m axi stream tready , // Master is ready to receive
output
the data
// ----- Frame Interface -----
                   s frm val
                                  , // Master has valid data to
output rea
be transferred
 input
               s frm rdy
                                 , // Slave is ready to receive
the data
 output reg [DATA WIDTH-1:0] s frm data , // Data transferred from master
to slave
                                  , // Start of Frame
output reg
                   s frm sof
                                  , // End of Frame
output reg
                   s frm eof
                                , // Start of Line
                   s frm sol
 output reg
                                   // End of Line
                   s frm eol
 output reg
reg [11:0] pix cnt;
reg [11:0] line cnt;
```



```
wire invalrdy;
wire outvalrdy;
assign invalrdy = m axi stream tvalid & m axi stream tready;
assign outvalrdy = s frm rdy & s frm val;
assign m axi stream tready = s frm rdy;
always@(posedge clk or negedge rst n)
                             ) pix cnt <= 11'd0 ; else
if(~rst n
if(m axi stream tuser & invalrdy ) pix cnt <= 11'd0</pre>
                                                       ; else
if (m_axi_stream_tlast & invalrdy ) pix_cnt <= 11'd0 ; else ; else
if(invalrdy
                              ) pix cnt <= pix cnt + 1'd1;
always@(posedge clk or negedge rst n)
; else
if (m axi stream tlast & invalrdy) line cnt <= line cnt + 1'd1;
always@(posedge clk or negedge rst n)
                                    ) s frm sol <= 1'b0; else
if(~rst n
if(outvalrdy & s frm sol
                                   ) s frm sol <= 1'b0; else
if (m axi stream tuser & invalrdy ) s frm sol <= 1'b1; else
if(outvalrdy & s frm eol & (~s frm eof)) s frm sol <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n
                                                                ) s frm eof <=
1'b0; else
if (outvalrdy & s frm eof
                                                                ) s frm eof <=
1'b0; else
if((line cnt == (cfg img h - 1'd1)) & m axi stream tlast & invalrdy) s frm eof <=
1'b1;
always@(posedge clk or negedge rst n)
                                  ) s frm val <= 1'b0; else
if(~rst n
if(s frm rdy & (~m axi stream tvalid)) s frm val <= 1'b0; else
if(invalrdy
                                  ) s frm val <= 1'b1;
always@(posedge clk or negedge rst n)
if(m axi stream tlast & invalrdy) s frm eol <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
                   ) s frm sof <= 1'b0; else
if(~rst n
if(outvalrdy & s frm sof
                              ) s frm sof <= 1'b0; else
if(m axi stream tuser & invalrdy) s frm sof <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n ) s frm data <= {(DATA WIDTH){1'b0}}; else</pre>
if(invalrdy) s frm data <= m axi stream tdata ;</pre>
endmodule //axi stream2Frame
```



```
_____
// Project : AXI2FRAME
// Module Name : AXI2FIFO
// Author : SZILARD HEGEDUS
// Created
           : 03/02/2018
// Description : Reads data on AXI interface and pushes it to FIFO
//-----
// Modification history :
// 03/02/2018 (SH): Initial version
module axi2fifo#(
 parameter ADDR WIDTH = 32,
 parameter USEDW BITS = 11
// ----- System IF ------
                         clk
                                          , // System clock
 input
                          rst_n
 input
                                           , // Asynchronous reset active
// ----- AXI inputs -----
                        arready
                                         , // Address ready
 input
                   [63:0] rdata
                                         , // Read data
 input
                      rlast
rvalid
                                          , // Last data beat in transfer
 input
                                          , // Valid data
 input
                                   , // Address
, // Burst length
, // Burst type
 output reg [ADDR_WIDTH-1:0] araddr output reg [7:0] arlen
                   [1:0] arburst
 output
 output
                     [2:0] arsize
                                            , // Number of bytes in each
transfer
                                          , // Address valid
                    arvalid
rready
 output reg
 output req
                                          , // Read ready
// ----- Configuration Interface inputs -----
_____
                  cfg_blk_en , // Block enable
[15:0] cfg_img_width , // Image width
[15:0] cfg_img_height , // Image height
[15:0] cfg_stride , // The address distance between
 input
 input
 input
the first address of successive "horizontal� reads
 input [ADDR WIDTH-1:0] cfg map ba , // Channel base address
                  [7:0] cfg max burst length, // Maximum burst length
 input
                    cfg_reverse_pixel , // Data is is big/small endian
 input
// ----- FIFO inputs -----
_____
          [USEDW BITS-1:0] fifo words used , // Used word in FIFO
 input
                        fifo_full , // Full indicator fifo_empty , // Empty indicator
 input
// ----- FIFO outputs -----
```



```
fifo_push , // Push
[63:0] fifo_data , // Output data
output reg
 output reg
// ----- Status IF outputs ------
_____
                                         // Done interrupt
                        sts done
 output reg
);
reg cfg blk en d ;
lastreq from line; // Last request
              req in progress ; // Request in progree
req
              fifo_rdy ; // Fifo ready
wire
               fifo in rst
wire
//data requested only when enough space available in fifo to store
assign lastreq from line = (pix cnt < cfg max burst length) & (|pix cnt)
; // Last request form line
assign fifo cnt = {fifo full, fifo words used}
// Number of words in fifo
assign start = cfg blk en & (~cfg blk en d)
//Start at posedge enable
assign stride incr = lastreq from line ? (cfg stride - cfg img width) : 16'd0
; // Increment or jump stride positions
assign arsize = 2'd3
                                                                 ;
// Size is bus 8 for AXI 64
assign arburst = 2'd1
// Set burst to incremental
assign fifo rdy
                        = fifo cnt < (({1'b1, {USEDW BITS{1'b0}}}) -
cfg max burst length); // Fifo ready if more than a burst space is vailable
assign fifo in rst = fifo empty & fifo full;
always@(posedge clk or negedge rst_n)
                                     ; else
if(~rst_n) rready <= 1'b0</pre>
        rready <= cfg blk en & (~fifo in rst);</pre>
always@(posedge clk or negedge rst n)
if(~rst n ) req in progress <= 1'd0;else</pre>
if(start | (rvalid & rlast)) req in progress <= 1'd0;else // Reset on start or last
valid data in burst
if(arvalid
                   ) req in progress <= 1'd1; // Set on first valid data
from burst
always@(posedge clk or negedge rst n)
if((\sim|pix\_cnt) \& (\sim|line\_cnt)) sts\_done <= cfg\_blk\_en; // Set done when line and
pixel cnt are 0
```



```
always@(posedge clk or negedge rst n)
if(~rst n ) pix cnt <= 16'd0
                                      ; else // Set register 0 on reset
if(start ) pix cnt <= cfg img width ; else // Load preloaded value on poesedge
enable
if(~|pix cnt) pix cnt <= cfg img width ; else // Load preloaded value when pixel
counter is 0
if(rvalid ) pix cnt <= pix cnt - 16'd8; // Decrement on each valid data
//Verify image read
always@(posedge clk or negedge rst n)
                            ) line cnt <= 16'd0 ; else // Set register
if(~rst n
0 on reset
                            ) line cnt <= cfg img height ; else // Load preloaded
if(start
value
if(rvalid & (pix cnt == 16'd8)) line cnt <= line cnt - 16'd1; // Decrement
register on valid data when pix cnt resets
// Address generator
always@(posedge clk or negedge rst n)
if(~rst n
                                                              ) araddr <= 32'd0
; else // Set register 0 on reset
if(start
                                                          ) araddr <= cfg map ba
; else // Load preloaded value
if(cfg blk en & rvalid & rlast & (~sts done)) araddr <= (araddr + ({(arlen +
1'd1),3'd0})) + stride_incr; // Increment address
always@(posedge clk or negedge rst n)
            ) arlen <= 8'd0
if(~rst n
else // Set register 0 on reset
if(start
                                        ) arlen <= cfg max burst length - 1'd1
; else // Load preloaded value on posedge enable
if(rlast & rvalid & cfg_blk_en) arlen <= lastreq_from_line ? pix_cnt :
(cfg_max_burst_length - 1'd1);  // Set lentgh to max burst size or remaining</pre>
pixels number on last request
//Delay enable
always@(posedge clk or negedge rst n)
if(~rst n) cfg blk en d <= 1'b0 ;else</pre>
          cfg blk en d <= cfg_blk_en;</pre>
//Output data
always@(posedge clk or negedge rst n)
if(~rst n) fifo data <= 64'd0; else
//Reverse bytes on corresponding configuration
if(rvalid) fifo data <=</pre>
                                                cfg reverse pixel
{rdata[7:0],rdata[15:8],rdata[23:16],rdata[31:24],rdata[39:32],rdata[47:40],rdata[
55:48],rdata[63:56]} : rdata;
// Generate push signal
always@(posedge clk or negedge rst n)
                         ) fifo push <= 1'b0 ; else
if(cfg blk en & (~fifo in rst)) fifo push <= rvalid; //Push each valid data
```



```
always@(posedge clk or negedge rst n)
                                                         ) arvalid <=
if(~rst n
1'b0
                 ;else // Set valid to 0 on reset
                                                         ) arvalid <=
if(arvalid & arready
                  ;else // Resewhen address was taken
if(start
                                                         ) arvalid <=
1'b1
                 ;else // Set on posedge enalbe
if(fifo rdy
                  // Or fifo has enough space and there is no request in progress
    (rvalid & rlast & \sim((pix cnt == 16'd8) & (line cnt == 16'd1))))) arvalid <=
cfg blk en & ~sts done; // Or the last pixel is read
 endmodule
//-----
_____
// Project : AXI2FRAME
// Module Name : AXI2FRAME
// Author : SZILARD HEGEDUS
// Created : 05/02/2018
//-----
_____
// Description : Read 3 maps on AXI and output on single channel Frame IF
//-----
_____
// Modification history :
// 05/02/2018 (SH): Initial version
// 26/02/2019 (SH): Made FIFO external
//-----
_____
 module axi2frame#(
 parameter MEM WIDTH = 64,
 parameter ADDR WIDTH = 32,
 parameter USEDW BITS = 11
) (
// ----- System IF ------
                       rst_n , // System clock
        input
input
input
input
input
                                        , // Channel O Last data beat in
transfer
input axi0_rvalid , // Channel 0 Valid input [1:0] axi0_rresp , // Channel 0 AXI response output [ADDR_WIDTH-1:0] axi0_araddr , // Channel 0 Address output [7:0] axi0_arlen , // Channel 0 Burst length output [1:0] axi0_arburst , // Channel 0 Burst type output [2:0] axi0_arsize , // Channel 0 Number of
                                        , // Channel O Number of bytes in
each transfer
                       axi0_arvalid
axi0_rready
, // Channel 0 Address valid
axi0_rready
, // Channel 0 Read ready
output
output
```



```
// ----- AXI Channel 1 ------
______
                 axi1_arready , // Channel 1 Address ready
[MEM_WIDTH-1:0] axi1_rdata , // Channel 1 Last data

axi1_rlast , // Channel 1 Last data
input
input
                                                                          , // Channel 1 Last data beat in
transfer
input axi1_rvalid , // Channel 1 Valid data
input [1:0] axi1_rresp , // Channel 1 AXI response
output [ADDR_WIDTH-1:0] axi1_araddr , // Channel 1 Address
output [7:0] axi1_arlen , // Channel 1 Burst length
output [1:0] axi1_arburst , // Channel 1 Burst type
output [2:0] axi1_arsize , // Channel 1 Number of bytes in
each transfer
                                         output
output
// ----- AXI Channel 2 -----
              axi2_arready , // Channel 2 Address ready
[MEM_WIDTH-1:0] axi2_rdata , // Channel 2 Read data
axi2_rlast , // Channel 2 Last data
input
input
                                                                          , // Channel 2 Last data beat in
input
transfer
input axi2_rvalid , // Channel 2 Valid data
input [1:0] axi2_rresp , // Channel 2 AXI response
output [ADDR_WIDTH-1:0] axi2_araddr , // Channel 2 Address
output [7:0] axi2_arlen , // Channel 2 Burst length
output [1:0] axi2_arburst , // Channel 2 Burst type
output [2:0] axi2_arsize , // Channel 2 Number of bytes in
each transfer
                                         output
output
// ----- Configuration Interface inputs -----
                          cfg_blk_en , // Block enable
[15:0] cfg_img_width , // Image width
[15:0] cfg_img_height , // Image height
[15:0] cfg_stride , // The address distance between
input
input
input input
the first address of successive "horizontal� reads
input [ADDR_WIDTH-1:0] cfg_map0_ba , // Channel 0 base address input [ADDR_WIDTH-1:0] cfg_map1_ba , // Channel 1 base address input [ADDR_WIDTH-1:0] cfg_map2_ba , // Channel 2 base address input cfg_map0_en , // Channel 0 enable input cfg_map1_en , // Channel 1 enable input cfg_map2_en , // Channel 2 enable
input
                                   [7:0] cfg max burst length, // Maximum burst length
                                          cfg_reverse_byte , // Data is is big/small endian cfg_int_ack , // Interrupt acknowledge
input
//----- FIFO Interface-----
                                          fifo ch0 empty
input
input [MEM_WIDTH-1:0] fifo_ch0_popdata
output fifo_ch0_pop
output [MEM_WIDTH-1:0] fifo_ch0_pushdata
input [USEDW_BITS-1:0] fifo_ch0_usedwords
output fifo_ch0_push
                                          fifo_ch0 full
input
```



```
input
                           fifo ch1 empty
                           fifo ch1 popdata
input [MEM WIDTH-1:0]
                           fifo ch1 pop
output
output [MEM_WIDTH-1:0] fifo_chl_pushdata input [USEDW_BITS-1:0] fifo_chl_usedwords output fifo_chl_push
input
                           fifo_ch1_full
input
                           fifo ch2 empty
input [MEM_WIDTH-1:0] fifo_ch2_popdata
output. fifo_ch2_pop
output [MEM_WIDTH-1:0] fifo_ch2_pushdata input [USEDW_BITS-1:0] fifo_ch2_usedwords output fifo_ch2_push fifo_ch2_full
// ----- Status IF outputs -----
                  sts_axi_error , // Axi error
sts_read_done , // Read done interrupt
sts_idle , // Module in idle state
sts_frm_int , // Interrupt
output
output
output reg
output reg
, // Frame data valid
, // Frame data
_____
                           frm val
output
                    [23:0] frm_data
frm_sof
frm_eof
frm_sol
output
                                                , // Frame start of frame
output
output
                                            , // Frame start of frame
, // Frame end of frame
, // Frame start of line
                                                , // Frame start of line
output
                           frm eol
                                                 , // Frame end of line
output
input
                           frm rdy
) ;
wire
                    sts done0
                     sts done1
wire
                     sts_done2
wire
wire start;
reg cfg blk en d;
wire vga rst rd;
reg frm eof d;
assign vga rst rd = frm eof d & (~frm eof); // Self-reset on negedge eof
assign sts axi error = (cfg map0 en & (axi0 rresp != 0)) | (cfg map1 en & (axi1 rresp
!= 0)) | (cfg map2 en & (axi2 rresp != 0)); // Error if response not 0
assign sts read done = (sts done0 | (~cfg map0 en)) & (sts done1 | (~cfg map1 en))
& (sts_done2 | (~cfg_map2_en)) ; // Read done when all sts_done is 1
assign start
                                            = cfg blk en & (~cfg blk en d)
; //Start at posedge enable
//Read done interrupt
always@(posedge clk or negedge rst n)
;else // Reset on interrupt
ack or vga read reset
```



```
if(sts read done & frm eof ) sts frm int <= cfg blk en; // Set when done reading
memory and frame sent last pixel
always@(posedge clk or negedge rst n)
if(sts read done & frm eof) sts idle <= 1'b1; // Set on done reading memory and
and frame sent last pixel
//Delay enable
always@(posedge clk or negedge rst n)
if(~rst_n) cfg_blk_en_d <= 1'b0  ;else</pre>
       cfg blk en d <= cfg blk en;
always@(posedge clk or negedge rst n)
if(~rst n) frm eof d <= 1'b0 ;else</pre>
      frm eof d <= frm eof;</pre>
axi2fifo#(
 .ADDR WIDTH (ADDR WIDTH),
 .USEDW BITS (USEDW BITS)
)axi2fifo0(
 // ----- System IF ------
_____
 .clk
                               ), // System clock
               (clk
            (rst_n
                               ), // Asynchronous reset active low
 .rst n
 // ----- AXI -----
_____
           .arreau<sub>y</sub>
.rdata
 .rlast
 .rvalid
.araddr
.arlen
 .arburst
 .arsize
                                 ), // Number of bytes in each
transfer
             .arvalid
 .rready
 // ----- Configuration Interface inputs -----
_____
 ), // The address distance between
the first address of successive "horizontal� reads
 // ----- FIFO inputs -----
 .fifo_words_used (fifo_ch0_usedwords ), // Used word in FIFO
 .fifo_full (fifo_ch0_full .fifo_empty (fifo_ch0_empty
                               ),
                              ), // FIFO empty
```



```
// ----- FIFO outputs -----
_____
_____
.sts_done
         (sts done0
                      ) // Done interrupt
axi2fifo#(
.ADDR WIDTH (ADDR WIDTH),
 .USEDW BITS (USEDW BITS)
)axi2fifo1(
// ----- System IF -----
-----
          (clk
                       ), // System clock
.rst_n (rst_n
                      ), // Asynchronous reset active low
// ----- AXI ------
_____
), // Number of bytes in each
transfer
        (axil_arvalid
  (axil_rready
), // Address valid
), // Read ready
.arvalid
 .rready
// ----- Configuration Interface inputs ------
), // The address distance between
the first address of successive "horizontal� reads
// ----- FIFO outputs -----
_____
.fifo_push (fifo_ch1_push ), // Push .fifo_data (fifo_ch1_pushdata ), // Output data // ------ Status IF outputs ------
_____
      (sts done1 ) // Done interrupt
.sts done
);
```



```
axi2fifo#(
 .ADDR WIDTH (ADDR WIDTH),
 .USEDW BITS (USEDW BITS)
)axi2fifo2(
 // ----- System IF ------
_____
 .clk
                             ), // System clock
              (clk
            (rst_n
                             ), // Asynchronous reset active low
 .rst n
 // ----- AXI inputs -----
         .arready
 .rdata
 .rlast
 .rvalid
 .araddr
 .arlen
 .arburst
                                ), // Number of bytes in each
 .arsize
transfer
             (axi2_arvalid), // Address valid(axi2_rready), // Read ready
 .arvalid
 .rready
 // ----- Configuration Interface inputs -----
 the first address of successive "horizontal� reads
 .cfg_map_ba (cfg_map2_ba ), // Channel base address
.cfg_max_burst_length(cfg_max_burst_length ), // Maximum burst length
.cfg_reverse_pixel (cfg_reverse_byte ), // Data is is big/little endian
 // ----- FIFO inputs ------
_____
 // ------ FIFO outputs -----
 .fifo push
 // ------ Status IF outputs -----
                             ) // Done interrupt
 .sts done
              (sts done2
);
fifo2frm 3map#(
 .FIFO DATA WIDTH (MEM WIDTH)
)fifo2frm(
//----System IF-----
_____
                     ), // System clock
 .clk (clk ), // System clock
.rst_n (rst_n ), // Asynchronous reset active low
           (clk
//----FIFO inputs-----
 .fifo ch0 empty (fifo ch0 empty ), // FIFO empty
```



```
.fifo ch1 empty (fifo ch1 empty ), // FIFO empty
  .fifo ch2 empty (fifo ch2 empty ), // FIFO empty
  .fifo_ch0_full (fifo_ch0_full ), // FIFO full .fifo_ch2_full (fifo_ch2_full ), // FIFO full
  .fifo_ch0_popdata(fifo_ch0_popdata), // FIFO data
  .fifo ch1 popdata(fifo ch1 popdata), // FIFO data
   .fifo ch2 popdata(fifo ch2 popdata), // FIFO data
(cfg blk en & (~vga rst rd)),
  .cfg blk en
  .cfg_map0_en (cfg_map0_en ), // Channel 0 enable .cfg_map1_en (cfg_map1_en ), // Channel 1 enable .cfg_map2_en (cfg_map2_en ), // Channel 2 enable
  .cfg img width (cfg img width ), // Image width
  .cfg_img_height(cfg_img_height), // Image height
//-----Frame IF inputs-----
   .frm rdy
               (frm_rdy ), // Frame ready
//-----FIFO outputs-----
  .fifo ch0 pop (fifo ch0 pop ), // FIFO pop
  .fifo ch1 pop (fifo ch1 pop ), // FIFO pop
  .fifo_ch2_pop (fifo_ch2_pop ), // FIFO pop
//-----Frame IF outputs-----
_____
  .frm_val
.frm_data
.frm_data
.frm_sof
.frm_eof
.frm_sol
.frm_sol
.frm_sol
.frm_eol
(frm_sol
.frm_eol
), // Frame data
), // Frame data
), // Frame start of frame
), // Frame end of frame
), // Frame start of line
), // Frame end of line
);
endmodule
// Project : ir filters
// Module Name : axi stream2Frame
// Author : Szilard Hegedus
// Created
            : 01/21/2019
//-----
// Description : Converts AXI4 Stream interface to Frame interface
//-----
// Modification history :
// 11/15/2018 (SH): Initial version
module fifo2frame#(
 parameter DATA WIDTH = 24
                                                , // Syste clock
 input
                           clk
```



```
, // Asynchronous reset active
 input
                    rst n
low
                    sw rst
//----- Configuration interface -----
_____
                    cfg_img_w , // Image width cfg_img_h , // Image width
 input [15:0]
 input [15:0]
//----- FIFO RD interface ------
_____
 transferred
                     input
                    fifo_full
 input
to master
                    fifo_almost_empty ,
input
                    fifo almost full
input
// ----- Frame Interface -----
_____
                    s_frm_val
                                     , // Master has valid data to
output reg
be transferred
input
                    s frm rdy
                                    , // Slave is ready to receive
the data
 output [DATA_WIDTH-1:0] s_frm_data
                               , // Data transferred from master
to slave
                                   , // Start of Frame
output reg
                    s frm sof
                    s_frm_sol
s_frm_eof
s_frm_sol
                                  , // End of Frame
, // Start of Line
 output reg
output reg
                    s frm eol
                                     // End of Line
output reg
);
reg [11:0] pix cnt;
reg [11:0] line cnt;
wire fifo rst state;
assign fifo rst state = (\sim((\sim fifo full) \& (\sim fifo empty)));
wire outvalrdy;
assign outvalrdy = s_frm_rdy & s_frm_val;
reg fifo loaded;
always@(posedge clk or negedge rst n)
       ) fifo_loaded <= 1'b0; else
if(~rst n
                      ) fifo loaded <= 1'b0; else
if(sw rst
if(fifo rst state &(~fifo loaded)) fifo loaded <= 1'b0; else</pre>
always@(posedge clk or negedge rst n)
if(outvalrdy & fifo loaded
                       ) pix cnt <= pix cnt + 1'd1;
```



```
always@(posedge clk or negedge rst n)
                                                                                   )
if(~rst n
line cnt <= 11'd0
                          ; else
if((line\_cnt == (cfg\_img\_h - 1'd1)) & (pix\_cnt == (cfg\_img\_w - 1'd1)) & outvalrdy)
line cnt <= 11'd0 ; else</pre>
if((pix_cnt == (cfg_img w - 1'd1)) & outvalrdy & fifo loaded
line cnt <= line cnt + 1'd1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n
                                                                                   )
s frm sol <= 1'b0; else
if(outvalrdy & s frm sol
                                                                                   )
s frm sol <= 1'b0; else
if(~fifo rst state & ~fifo loaded & fifo almost full
                                                                                   )
s frm sol <= 1'b1; else
if((line cnt == (cfg img h - 1'd1)) & (pix cnt == (cfg img w - 1'd1)) & outvalrdy)
s frm sol <= 1'b1; else
if(outvalrdy & s frm eol & (~s frm eof)
                                                                                   )
s frm sol <= 1'b1;
always@(posedge clk or negedge rst n)
if(~rst n
                                                                                   )
s frm eof <= 1'b0; else
if(outvalrdy & s frm eof
                                                                                   )
s frm eof <= 1'b0; else
if((line cnt == (cfg img h - 1'd1)) & (pix cnt == (cfg img w - 2'd2)) & outvalrdy)
s frm eof <= 1'b1;
always@(posedge clk or negedge rst n)
if(~rst n
                                      ) s frm val <= 1'b0; else
if(s frm rdy & s frm val & (~fifo pop)) s frm val <= 1'b0; else
if(s frm rdy & fifo loaded
                                     ) s frm val <= 1'b1;
always@(posedge clk or negedge rst n)
                                              ) s frm eol <= 1'b0; else
if(~rst n
if(outvalrdy & s frm eol
                                              ) s frm eol <= 1'b0; else
if((pix cnt == (cfg img w - 2'd2)) & outvalrdy) s frm eol <= 1'b1;
always@(posedge clk or negedge rst n)
if(~rst n
                                                                                   )
s frm sof <= 1'b0; else
if(outvalrdy & s frm sof
                                                                                   )
s frm sof <= 1'b0; else
if(~fifo rst state & ~fifo loaded & fifo almost full
                                                                                   )
s frm sof <= 1'b1; else
if((line cnt == (cfg img h - 1'd1)) & (pix cnt == (cfg img w - 1'd1)) & outvalrdy)
s frm sof <= 1'b1;
always@(posedge clk or negedge rst n)
                                                                 ) fifo pop <= 1'd0
if(~rst n
; else
if (fifo almost empty & fifo pop
                                                                 ) fifo pop <= 1'd0
```



```
if(fifo almost full & (~fifo loaded) & (~fifo rst state)) fifo pop <= 1'd1
; else
if(fifo loaded
                                              ) fifo pop <= s frm rdy &
s_frm_val;
assign s frm data = fifo popdata;
endmodule //axi stream2Frame
//-----
// Project : AXI2FRAME
// Module Name : FIFO2FRM 3MAP
// Author : SZILARD HEGEDUS
// Created
          : 05/02/2018
//-----
// Description : Converts 3 channel input into single channel output on FI
//-----
_____
// Modification history :
// 05/02/2018 (SH): Initial version
//-----
module fifo2frm 3map#(
  parameter FIFO DATA WIDTH = 64
) (
//-----System IF-----
  input
                            clk
                                        , // System clock
  input
                                          , // Asynchronous reset active
                             rst n
//-----FIFO inputs-----
                            fifo ch0 empty , // FIFO empty
  input
  input
                            fifo_ch1_empty , // FIFO empty
                            fifo_ch2_empty , // FIFO empty
  input
                            fifo_ch0_full , // FIFO empty
fifo_ch1_full , // FIFO empty
fifo_ch2_full , // FIFO empty
  input
  input
  input
  input
         [FIFO_DATA_WIDTH-1:0]fifo_ch0_popdata, // FIFO data
          [FIFO DATA WIDTH-1:0] fifo ch1 popdata, // FIFO data
  input
  input [FIFO_DATA_WIDTH-1:0]fifo_ch2_popdata, // FIFO data
  output reg
                           , // FIFO pop
, // FIFO pop
                            fifo ch1 pop
  output reg
                            fifo ch2 pop
  output reg
//-------/
                       cfg_blk_en , // Block enable
cfg_map0_en , // Channel 0 enable
cfg_map1_en , // Channel 1 enable
cfg_map2_en , // Channel 2 enable
[15:0]cfg_img_width , // Image width
[15:0]cfg_img_height , // Image height
  input
  input
  input
  input
  input
  input
```



```
frm_val , // Frame data valid
[23:0]frm_data , // Frame data
frm_sof , // Frame start of frame
frm_eof , // Frame end of frame
frm_sol , // Frame start of line
frm_eol , // Frame end of line
frm_rdy // Frame ready
 output reg
 output reg
  output reg
  output reg
  output reg
  output reg
  input
 );
reg [FIFO_DATA_WIDTH-1:0]data0 ; // Axi channle 0 data
reg [FIFO_DATA_WIDTH-1:0]data1 ; // Axi channle 1 data
reg [FIFO_DATA_WIDTH-1:0]data2 ; // Axi channle 2 data
reg [15:0]pixel_cnt ; // Pixel counter
reg [15:0]line_cnt ; // Line counter
wire start ; // Start on posedge enable
wire cfg_map_en ; // Maps are enabled
                        pop_en ; // Enable pop
wire
                         cfg blk en d ; // Delay block enable
req
                         fifo_ch_pop_d; // Delay pop
                  [3:0] nr_byte ; // Count reviewed bytes from input frm_valrdy ; // val & rdy
reg
wire
                          sts frm done ; // Indicates frame sent
req
assign start = cfg_blk_en_k (\sim cfg_blk_en_d); // Start on posedge enable
assign frm valrdy = frm val & frm rdy
assign cfg map en = (cfg map0 en cfg map1 en cfg map2 en); // Enable block when at
least one of the maps is enabled
assign pop_en = (fifo_ch0_empty ^ cfg_map0_en) & (fifo_ch1_empty ^ cfg_map1_en)
& (fifo_ch2_empty ^ cfg_map2_en) // Pop when enabled fifos are not empty
                     & (nr byte < 1) & (~sts frm done); // And frame not done and
last byte was recieved from input
//Extract last byte from data
always@(posedge clk or negedge rst n)
                       ) data0 <= {FIFO_DATA_WIDTH{1'd0}} ;else //</pre>
if(~rst n
if(fifo ch pop d & frm valrdy) data0 <= fifo ch0 popdata
                                                                             ;else //
Load data from fifo after pop
Get last byte from data
always@(posedge clk or negedge rst n)
Set data 0 on reset
                        ) data1 <= {FIFO_DATA_WIDTH{1'd0}} ;else //</pre>
if(~cfg map0 en
Set data 0 on reset
if(fifo ch pop d & frm valrdy) data1 <= fifo ch1 popdata</pre>
                                                                              ;else //
Load data from fifo after pop
```



```
if(frm valrdy
                ) data1 <= {8'd0,data1[FIFO DATA WIDTH-1:8]}; //
Get last byte from data
always@(posedge clk or negedge rst n)
             ) data2 <= {FIFO_DATA_WIDTH{1'd0}}
if(~rst n
                                              ;else //
Set data 0 on reset
                                              ;else //
Set data 0 on reset
if(fifo ch pop d & frm valrdy) data2 <= fifo ch2 popdata
                                              ;else //
Load data from fifo after pop
Get last byte from data
//----- Pop signal ------
_____
always@(posedge clk or negedge rst n)
if (pop en ) fifo ch0 pop <= cfg map0 en; // Set on block and pop enable
always@(posedge clk or negedge rst n)
if(~rst_n )fifo_ch1_pop <= 1'b0    ;else
if(fifo_ch1_pop)fifo_ch1_pop <= 1'b0    ;else // Reset pop after 1 cycle</pre>
if(pop_en ) fifo_ch1_pop <= cfg_map1_en; // Set on block and pop enable</pre>
always@(posedge clk or negedge rst n)
if(~rst_n ) fifo_ch2_pop <= 1'b0     ;else
if(fifo_ch2_pop) fifo_ch2_pop <= 1'b0     ;else // Reset pop after 1 cycle</pre>
if(pop_en ) fifo_ch2_pop <= cfg_map2_en;  // Set on block and pop enable</pre>
//----- Internal registers ------
_____
always@(posedge clk or negedge rst n)
always@(posedge clk or negedge rst n)
enbble
always@(posedge clk or negedge rst n)
if(~rst_n ) frm_sof <= 1'b0 ; else
if(frm_valrdy) frm_sof <= 1'b0 ; else // Reset on val&rdy</pre>
if(start ) frm sof <= cfg map en; // Set on posedge enable</pre>
always@(posedge clk or negedge rst n)
pixel
```



```
always@(posedge clk or negedge rst n)
                                         ) frm eof <= 1'b0 ;else //
if(~rst n
Set default 0
                                        ) frm eof <= 1'b0
                                                            ;else //
if((frm eof & frm valrdy) | start
Reset on
if((line cnt == 1) & (pixel cnt == 2) & frm valrdy) frm eof <= cfg map en; //</pre>
// Line counter
always@(posedge clk or negedge rst n)
                                ) line cnt <= 11'd0 ;else // Set
if(~rst n
default 0
                                ) line cnt <= cfg img height ;else // Load
if(start
image height on start, posedge enalbe
if(frm valrdy & frm eol & ~sts frm done) line cnt <= line cnt - 1'd1; //
Decrement on val&rdv
//Pixel counter
always@(posedge clk or negedge rst n)
             ) pixel cnt <= 11'd0 ;else // Set default
if(~rst n
value to 0
if(start | (frm eol & frm valrdy)) pixel cnt <= cfg img width ; else // Load image
width on posedge enalbe or end of line
on val&rdy
// Number the bytes separated from data
always@(posedge clk or negedge rst n)
of line
if(frm valrdy ) nr byte <= nr byte - 1'd1;  // Decrement otherwise</pre>
//---- Frame interface signals ----
_____
always@(posedge clk or negedge rst n)
                ) frm val <= 1'd0;else
if((nr_byte == 1) & frm_rdy) frm_val <= 1'd0;else // Reset valid on ready and after</pre>
last byte was separated in the shift register
              ) frm val <= 1'd1; // First valid data 1 cicle after
if(fifo ch pop d
pop
always@(posedge clk or negedge rst n)
if(\simrst n ) frm data <= 24'd0
                                                   ; else
if (frm valrdy) frm data \leq {data2[7:0], data1[7:0], data0[7:0]}; // Combine 3 channel
data
//Delay enable
always@(posedge clk or negedge rst n)
if(~rst n) cfg blk en d <= 1'd0 ;else</pre>
        cfg blk en d <= cfg blk en;
```



```
//Delay pop
always@(posedge clk or negedge rst n)
if(~rst n ) fifo ch pop d <= 1'd0; else</pre>
if(fifo ch0 pop) fifo ch pop d <= 1'd1; else
if(frm valrdy ) fifo ch pop d <= 1'd0;</pre>
endmodule
// Project : ir filters
// Module Name : intr gen
// Author : Szilard Hegedus
// Created : 01/21/2019
//-----
// Description : Generates interrupt from input pulse stimulus
//-----
-----
// Modification history :
// 11/15/2018 (SH): Initial version
module intr gen(
 input clk , // System clock
input rst_n , // Reset active low
input stimulus, // Input stimulus
input intr_ack, // Interrupt acknowledge
 output reg intr // Interrupt
always@(posedge clk or negedge rst n)
if(~rst_n ) intr <= 1'b0; else // Reset at hardware reset
if(intr_ack) intr <= 1'b0; else // Reset at acknowledge</pre>
if(stimulus) intr <= 1'b1;  // Set at input stimulus</pre>
endmodule
// Project : ir_filters
// Module Name : laplace_filter_1px
// Author : Szilard Hegedus
            : 11/15/2018
// Created
//-----
// Description : Applies 3x3laplace filter
//
//
//
               | 0 |-1 | 0 |
//
//
//
               |-1| |4| |-1|
//
               |----|----
//
//
               | 0 |-1 | 0 |
//
```



```
//-----
// Modification history :
// 11/15/2018 (SH): Initial version
// 02/04/2019 (SH): Replaced 4 pixel/cycle to 1 pixel/cycle to integrate into
Pcam5c demo reference design
module laplace filter 1px#(
parameter DATA WIDTH = 8
) (
input
                        clk
                        rst n
input
//-----Input Frame Interface------
                       in3x3 val , // Master has valid data to be transferred
input
                       in3x3_rdy , // Slave is ready to receive the data
output
       [9*DATA WIDTH-1:0] in3x3 data, // Data transferred from master to slave
input
                        in3x3 sof , // Start of frame
input
                        in3x3 sol , // Start of line
input
                        in3x3 eol , // End of line
input
input
                        in3x3 eof , // End of frame
//-----Output Frame Interface-----
                       out_val , // Master has valid data to be transferred
output reg
out_sof , // Start of frame
out_sol , // Start of line
output reg
output reg
                       out_eol , // End of line
output reg
output reg
                       out eof
                                 // End of frame
);
//------/
wire [DATA WIDTH-1:0] p00; //Pixel in window
wire [DATA WIDTH-1:0] p01; //Pixel in window
wire [DATA WIDTH-1:0] p02; //Pixel in window
wire [DATA WIDTH-1:0] p10; //Pixel in window
wire [DATA WIDTH-1:0] p11; //Pixel in window
wire [DATA WIDTH-1:0] p12; //Pixel in window
wire [DATA_WIDTH-1:0] p20; //Pixel in window
wire [DATA_WIDTH-1:0] p21; //Pixel in window
wire [DATA WIDTH-1:0] p22; //Pixel in window
wire [DATA WIDTH+1:0] sum;
wire invalrdy;
assign invalrdy = in3x3 rdy & in3x3 val;
assign in 3x3 rdy = out rdy;
assign p00 = in3x3 data[9*DATA WIDTH-1:8*DATA WIDTH];
assign p01 = in3x3 data[8*DATA WIDTH-1:7*DATA WIDTH];
assign p02 = in3x3_data[7*DATA_WIDTH-1:6*DATA_WIDTH];
assign p10 = in3x3_data[6*DATA_WIDTH-1:5*DATA_WIDTH];
```



```
assign p11 = in3x3 data[5*DATA WIDTH-1:4*DATA WIDTH];
assign p12 = in3x3 data[4*DATA WIDTH-1:3*DATA WIDTH];
assign p20 = in3x3 data[3*DATA WIDTH-1:2*DATA WIDTH];
assign p21 = in3x3 data[2*DATA WIDTH-1:1*DATA WIDTH];
assign p22 = in3x3 data[1*DATA WIDTH-1:0*DATA WIDTH];
assign sum = ({p11, 3'b0} + {p11, 2'b0}) - {p01, 1'b0} - {p10, 1'b0} - {p12, 1'b0}
- {p21, 1'b0} - p02 - p20 - p22 - p00;
always@(posedge clk or negedge rst n)
                                                  ) out data <= 8'd0
if(~rst n
; else
if(in3x3 val & in3x3 rdy) out data <= sum[DATA WIDTH+1] ? 0 : ((sum[DATA WIDTH : 0]
> {DATA WIDTH{1'b1}}) ? {DATA WIDTH{1'b1}} : sum); // Recieve only the top 8 pixels,
that will be the result of division by 16
always@(posedge clk or negedge rst n)
if(in3x3 eof & in3x3 val & in3x3 rdy) out eof <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
                              ) out sof <= 1'b0; else
if(~rst n
if (out rdy & out val & out sof ) out sof <= 1'b0; else
if(in3x3 sof & in3x3 val & in3x3 rdy) out sof <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
                             ) out_eol <= 1'b0; else
if(~rst n
if (out rdy & out val & out eol
                             ) out eol <= 1'b0; else
if(in3x3 eol & in3x3 val & in3x3 rdy) out eol <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(in3x3 sol & in3x3 val & in3x3 rdy) out sol <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n ) out val <= 1'b0; else</pre>
if(out_rdy & (~in3x3_val)) out_val <= 1'b0; else</pre>
if(invalrdy
                    ) out val <= 1'b1;
endmodule
//-----
// Project : ir filters
// Module Name : line buffer
// Author : Szilard Hegedus
// Created : 09/28/2018
//-----
// Description : // Description : Creates 3x6 matrix for 3x3 1px per cycle filter
modules
//
             frame input: 1 pixels/cycle
```



```
//
               frame output: 3x3 pixels window/cycle
//
               output image size is equal to the input image size.
//
               The input image is bordered with cfg bkg color
//
//
                              |----1pixel--->| |--1pixel-->|
//
                         |>
                                           |>
                                                            |>
//
//
//
//
//
                                 --1pixel--->| |--1pixel-->|
//
             FIFO
//
                       | |>
                                           |>
                                                            |>
//
//
//
//
//
//
                                ---1pixel--->| |--1pixel-->|
//
                                           |>
//
// Modification history :
// 09/28/2018 (SH): Initial version
// 11/19/2018 (SH): Added configurable background value
// 01/28/2019 (SH): Rewrite to output 3x3 matrix instead of 3x3, removed 1 px per
cycle feature
module line buffer#(
 parameter DATA WIDTH = 8 ,
 parameter DATA_WIDTH = 8 , parameter USEDW_BITS = 10 // Number of bits for address inside FIFO (depth =
2^USEDW BITS)
) (
                                           , // System clock
 input
                                clk
 input
                                rst n
                                           , // Asynchronous reset active low
                                sw_rst
 input
                                            , // Software reset
//----Configuration---
           [DATA WIDTH-1:0]
                              cfg bkg , // Background border value
//----Input frame interface-----
                                frm val , // Master has valid data to be
 input
transferred
                                frm rdy
                                          , // Slave is ready to receive the
 output reg
 input
                                            , // Data transferred from master
           [DATA WIDTH-1:0]
                                frm data
to slave
                                            , // Start of Frame
 input
                                frm sof
                                            , // End of Frame
 input
                                frm eof
```



```
frm sol , // Start of line
 input
                                          , // End of line
 input
                              frm eol
//-----Output frame interface------
_____
                                win val \, , \, // Master has valid data to be
 output reg
transferred
 input
                            win rdy , // Slave is ready to receive the data
 output reg [9*DATA WIDTH-1:0] win data , // Data transferred from master to
                             output reg
 output reg
                             win_sol , // Start of line
 output reg
                             win eol , // End of line
 output reg
//----FIFO interface-----
                            fifo push , // Master pushes data frm to FIFO
 output req
 output reg [2*DATA WIDTH-1:0] fifo pushdata , // Data stored into FIFO
                             fifo full , // FIFO full
 input
                                        , // Master pops data from FIFO
 output reg
                            fifo pop
 input [2*DATA\_WIDTH-1:0] fifo_popdata , // Data retrieved from FIFO
                            fifo_empty , // FIFO empty
 input [USEDW_BITS-1 :0] fifo_usedwords, // Used words frm FIFO
                             fifo clr // Clear Fifo
 output reg
);
//----- Internal registers/signals ------
_____
//Registers for the 3x6 window
reg [DATA WIDTH-1:0] line0 mid
reg [DATA WIDTH-1:0] line1 mid
reg [DATA_WIDTH-1:0] line2_mid
reg [DATA_WIDTH-1:0] line0_left
reg [DATA WIDTH-1:0] line1 left
reg [DATA WIDTH-1:0] line2 left
req
                   frm first line; // First line flag
reg
                   last line ; // Last line flag
                   win first line; // First line flag
reg
reg [ USEDW BITS-1:0] window cnt ; // Count number of windows inputed frm row
                   in_frm
reg [ USEDW BITS-1:0] pix in line ;
               1:0] valrdy_cnt
                   win last line ; // last line received from input
rea
               1:0] frm sof d
reg [
                   mask\_sol ; // Mask data window right side mask_eol ; // Mask data window left side
                               ; // Mask data window right side
reg
reg
                   last push
reg
                    frmvalrdy ; // input valrdy
wire
                    winvalrdy ; // output valrdy
wire
                    pipe_en
                               ; // Pipe enable
wire
                    set eol
wire
                    set_sol
wire
                    set initial pop ;
reg
```



```
initial pop ;
wire
reg
                  set eof ;
                  fifo in rst;
______
                                   Code
//-----
assign frmvalrdy = frm_val & frm_rdy
assign winvalrdy = win_rdy & win_val
; // input valid ready
; // output valid ready
assign pipe en = frmvalrdy | (last line & win rdy); // Enable pipe at input valrdy
and at last line when data is recieved
assign set eol = winvalrdy & (~frm first line) & (window cnt == 1);
assign set sol = winvalrdy & (~|window cnt) & ~fifo empty & ~frm first line;
always@(posedge clk or negedge rst n)
if(~rst n
        ) set initial pop <= 1'b0; else
if(set_initial_pop & fifo_usedwords) set_initial_pop <= 1'b0; else</pre>
assign initial pop = set initial pop | (frmvalrdy & frm eol & frm first line &
(~last line));
//----- Intermediate registers ------
// Flag indicating the first input line, where no action is taken at the output
always@(posedge clk or negedge rst_n)
if(~rst_n ) frm_sof_d <= 2'd0 ; else</pre>
if(frmvalrdy) frm sof d <= {frm sof d[0],frm sof};  // Reset first line flag</pre>
after first valid eol
always@(posedge clk or negedge rst n)
if(~rst n ) fifo in rst <= 1'd0; else</pre>
if(~(fifo empty & fifo full)) fifo in rst <= 1'd0; else</pre>
if(fifo clr
                     after first valid eol
always@(posedge clk or negedge rst n)
                      -
) frm_first_line <= 1'b1; else</pre>
if(~rst n
if(sw rst
                            ) frm first line <= 1'b1; else
if(frmvalrdy & frm sol & (~frm sof)) frm first line <= 1'b0; else // Reset first
line flag after first valid eol
) frm_first_line <= 1'b1; // Set start of
if(frmvalrdy & frm sof
frame flag at valid sof
always@(posedge clk or negedge rst n)
                            ) set eof <= 1'b0; else
if(~rst n
if(sw_rst
                            ) set eof <= 1'b0; else
if(last line & winvalrdy & win eol ) set eof <= 1'b1;</pre>
```



```
// Flag for output last line, for emptying the fifo content
always@(posedge clk or negedge rst n)
                   ) last line <= 1'b0; else
if(~rst n
                   ) last line <= 1'b0; else
if(sw rst
if(winvalrdy & win eof) last line <= 1'b0; else // Reset at sof
if(frmvalrdy & frm eof) last line <= 1'b1;  // Set at eof</pre>
always@(posedge clk or negedge rst n)
                   ) win last line <= 1'b0; else
if(~rst n
if(sw rst
                   ) win last line <= 1'b0; else
if(winvalrdy & win eof) win last line <= 1'b0; else // Reset at sof
if(last line & set eol) win last line <= 1'b1; // Set at eof
always@(posedge clk or negedge rst n)
) win first line <= 1'b0; else
if(winvalrdy & win eol) win first line <= 1'b0; else // Reset at eol
always@(posedge clk or negedge rst n)
if(~rst n
                                                            ) pix in line <=
{USEDW BITS{1'd0}}
                             ; else
if(sw rst
                                                            ) pix in line <=
{USEDW BITS{1'd0}}
                             ; else
if(frm first line & (~|pix in_line) & frm_eol & frmvalrdy) pix_in_line <=</pre>
fifo_usedwords + fifo_push + 2'd2; // Number of pixels in a line, compensate
the initial pop
always@(posedge clk or negedge rst n)
if(~rst n
                               ) window cnt <= 9'd0
                                                                          ;
else
                                ) window cnt <= 9'd0
if(sw rst
else
if(frm_first_line & frm_eol & frmvalrdy) window_cnt <= fifo_usedwords + fifo_push +</pre>
2'd1; else // Load on first eol
if((~|window cnt) & winvalrdy
                              ) window cnt <= pix in line - 1'd1
else // Load when not frm first line and the counter is 0
if(winvalrdy | (last line & win rdy) ) window cnt <= window cnt - 1'b1
                                                                          ;
// Decrement at each valid output
always@(posedge clk or negedge rst n)
if(\sim rst_n) ) in_frm \le \overline{1}'d0; else
if(sw rst
                   ) in frm <= 1'd0; else
if(frm eof & frmvalrdy) in frm <= 1'd0; else // Reset at eof
                   ) in frm <= 1'd1; // Set in current frame flag when at
if(frm sof
sof
always@(posedge clk or negedge rst n)
                             ) valrdy cnt <= 2'd0
if(~rst n
                                                                          ;
else
                            ) valrdy cnt <= 2'd0
if(sw rst
else
;
else
```



```
if(~|valrdy cnt & winvalrdy ) valrdy cnt <= 2'd0</pre>
if((~frm first line) & (~last line)) valrdy cnt <= valrdy cnt + frmvalrdy -
winvalrdy; // Count the number of new elements in the 3 input registers,
increment when pipe is enabled decrement when data recieved
//Direct line pipe
always@(posedge clk or negedge rst n)
; // Delay input at
pipe en
always@(posedge clk or negedge rst n)
) line0 mid <= {DATA WIDTH{1'b0}}; else</pre>
if(sw rst
if(win eof & winvalrdy) line0 mid <= {DATA WIDTH{1'b0}}; else</pre>
if(pipe_en ) line0_mid <= line0_left ;</pre>
                                                  // Delay input at
pipe_en
//Second line pipe
always@(posedge clk or negedge rst n)
if(~rst_n ) line1_left <= {DATA_WIDTH{1'b0}} ; else
if(sw_rst ) line1_left <= {DATA_WIDTH{1'b0}} ; else
if(win eof & winvalrdy) line1_left <= cfg_bkg ; else</pre>
                                                   ; else
if(win eof & winvalrdy) line1 left <= cfg bkg
                                                   ; else
at pipe en
always@(posedge clk or negedge rst n)
) line1 mid <= {DATA WIDTH{1'b0}}; else
if(sw rst
if(win eof & winvalrdy) line1 mid <= {DATA WIDTH{1'b0}}; else</pre>
if(pipe_en ) line1_mid <= line1_left ;</pre>
                                                  // Delay input at
pipe en
 //Third line pie
always@(posedge clk or negedge rst n)
; else
                                                            ; else
if(win_eof & winvalrdy) line2_left <= cfg_bkg</pre>
                                                            ; else
if(pipe en
                  ) line2 left <= fifo popdata[2*DATA WIDTH-1: DATA WIDTH];
// Delay input at pipe en
always@(posedge clk or negedge rst n)
if(~rst_n
if(sw rst
) line2_mid <= {DATA_WIDTH{1'b0}}; else
if(sw rst
) line2_mid <= {DATA_WIDTH{1'b0}}; else</pre>
if(win eof & winvalrdy) line2 mid <= {DATA WIDTH{1'b0}}; else</pre>
pipe en
//---- fifo interface logic -----
always@(posedge clk or negedge rst n)
if(~rst n
                                   ) last push <= 1'b0; else
```



```
) last push <= 1'b0; else
if(sw rst
                                           ) last push <= 1'b0; else //Concatenate
if ( win eof
the middle register values
if((last line & winvalrdy & (window cnt == 2'd2))) last push <= 1'b1;
//Concatenate the middle register values
always@(posedge clk or negedge rst n)
                                        ) fifo pushdata <= {(2*DATA WIDTH){1'b0}}</pre>
if(~rst n
; else
                                         ) fifo pushdata <= { (2*DATA WIDTH) {1'b0}}</pre>
if(sw rst
; else
if(frmvalrdy | (last line & winvalrdy & (window cnt == 2'd2)))
fifo pushdata <= {line1 left, line0 left}; //Concatenate the middle register values</pre>
// Pop signals
always@(posedge clk or negedge rst n)
if(~rst n
                        ) fifo pop <= 1'b0
                                                                               ;
else
if(sw rst
                         ) fifo pop <= 1'b0
else
if(fifo empty
                         ) fifo pop <= 1'b0
else // Reset when fifo is empty or is at the last element
if(~frm first line ) fifo pop <= frmvalrdy | initial pop | (last line &
win rdy); //Pop at first eol and sol with no sof to prepare the data
always@(posedge clk or negedge rst n)
                        ) fifo push <= 1'b0
if(~rst n
                                               ; else
                        ) fifo_push <= 1'b0 ; else
if(sw rst
if(~(frm sof & frmvalrdy)) fifo push <= frmvalrdy | (last line & winvalrdy &
(window cnt == 2'd2) & (~win last line));
always@(posedge clk or negedge rst n)
if(~rst n
                    ) fifo clr <= 1'b0; else
if(fifo clr
                    ) fifo clr <= 1'b0; else
if(frm sof & frmvalrdy) fifo clr <= 1'b1;</pre>
//---- Output frame interface control signal logic -----
_____
//Valid signal
always@(posedge clk or negedge rst n)
if(~rst n
                                 ) win val <= 1'b0
                                                                               ;
else
if(sw rst
                                 ) win val <= 1'b0
                                                                               ;
else
if(frm first line
                   (winvalrdy & win eof))
                                                          win val
                                                                            1'b0
; else
if(last line & (~fifo empty)
                                                            ) win val <= 1'b1
; else // Last line alway valid, no output dependence
                                         win val <= (valrdy cnt + frmvalrdy -
winvalrdy) >= 2; // Valid when the input \frac{1}{3} registers have \frac{1}{3} elements
// RDY
always@(posedge clk or negedge rst n)
if(~rst n
                                                              ) frm rdy <= 1'b0
; else
```



```
if(fifo in rst | (frmvalrdy & frm sof) | fifo clr ) frm rdy <= 1'b0
; else
if(last line | (frmvalrdy & frm eof)
                                                      ) frm rdy <= 1'b0
; else // Set start of frame flag at valid sof
if(~((~fifo full) & (~fifo empty))
                                                      ) frm rdy <= 1'b1
; else //Ready when fifo is not in reset state
if(frm first line & ~fifo full
                                                       ) frm rdy <= 1'b1
; else //Ready when fifo is not in reset state
if(winvalrdy & win eof | (~in frm & ~frm first line)) frm rdy <= 1'b1
                                              frm rdy <= (valrdy cnt +
frmvalrdy - winvalrdy) < 3; //or the input registers are not populated
always@(posedge clk or negedge rst n)
if(~rst n
                                                 ) win sol <= 1'b0; else
if(sw rst
                                                 ) win sol <= 1'b0; else
if (winvalrdy & win sol
                                                 ) win sol <= 1'b0; else //</pre>
Reset after one valrdy
if(frmvalrdy & frm sof
                                                 ) win sol <= 1'b1; else //</pre>
Set at input sof
if(winvalrdy & win eol & ((~frm first line) | (~win eof))) win sol <= 1'b1; //
Set at window counter reset
// EOL
always@(posedge clk or negedge rst n)
if(~rst_n
if(sw_rst
) win_eol <= 1'b0; else
if(sw_rst
) win_eol <= 1'b0; else</pre>
                    ) win eol <= 1'b0; else
if(winvalrdy & win eol ) win eol <= 1'b0; else // Reset after the one valrdy
if(set eol
                  ) win eol <= 1'bl; // Set before window counter reset
// EOF
always@(posedge clk or negedge rst n)
if(winvalrdy & win eof) win eof <= 1'b0; else // Reset after the one valrdy
if(set eol & set eof ) win eof <= 1'b1;  // Set at last line when fifo is empty</pre>
// SOF
always@(posedge clk or negedge rst n)
) win sof <= 1'b0; else
if(winvalrdy & win sof) win sof <= 1'b0; else // Reset after sending last valid data
if(frmvalrdy & frm sof) win sof <= 1'b1; // Set at last line when fifo is empty
//---- output frame interface data -----
always@(posedge clk or negedge rst n)
if(pipe_en & mask_sol) mask sol <= 1'b0; else // Reset after the one valrdy</pre>
always@(posedge clk or negedge rst n)
if(~rst_n ) mask_eol <= 1'b0; else</pre>
```



```
) mask eol <= 1'b0; else</pre>
if(sw rst
if(pipe en & mask eol) mask eol <= 1'b0; else // Reset after the one valrdy
                    ) mask eol <= 1'b1; // Set at last line when fifo is empty
if(set eol
//
//
    cfg bkg cfg bkg cfg bkg cfg bkg cfg bkg cfg bkg cfg bkg
//
    cfg_bkg data data data data data cfg_bkg
//
                      data data data data cfg bkg
    cfg bkg data
//
    cfg bkg data data data data data cfg bkg
    cfg_bkg data data data data data data cfg_bkg cfg_bkg data data data data data data cfg_bkg cfg_bkg data data data data data data cfg_bkg cfg_bkg data data data data data data cfg_bkg cfg_bkg data data data data data data cfg_bkg
//
//
//
//
     cfg bkg cfg bkg cfg bkg cfg bkg cfg bkg cfg bkg cfg bkg
always@(posedge clk or negedge rst n)
                       ) win data <= {(9*DATA WIDTH){1'b0}} ;else</pre>
if(~rst n
                      ) win data <= {(9*DATA WIDTH){1'b0}} ;else</pre>
if(sw rst
if(frm sof & frmvalrdy) win data <= {9{cfg bkg}}</pre>
if(pipe_en) win_data<={win_data[8*DATA_WIDTH-1:7*DATA_WIDTH],line2_mid, line2_left,</pre>
                        win data[5*DATA WIDTH-1:4*DATA WIDTH], line1 mid, line1 left,
                        win data[2*DATA WIDTH-1: DATA WIDTH], line0 mid, line0 left
};else
if(win last line)begin
        if(set sol) win data <= {cfg bkg , line2 mid, line2 left, //left-down corner</pre>
                                 cfg bkg , line1 mid, line1 left,
                                  {3{cfg bkg}}};else
       if(set eol)win data<={win data[8*DATA WIDTH-1:7*DATA WIDTH],line2 mid,
cfg bkg , //right-down corner
                         win data[5*DATA WIDTH-1:4*DATA WIDTH], line1 mid, cfg bkg ,
                         {3{cfg bkg}}
                                                                                 };else
 win data<={win data[8*DATA WIDTH-1:7*DATA WIDTH],line2 mid,line2 left, // down row
            win data[5*DATA WIDTH-1:4*DATA WIDTH], line1 mid, line1 left,
           {3{cfg bkg}}
                                                                      };end else
if(mask sol) win data <= {cfg bkg, line2 mid, line2 left, // left column
                           cfg bkg, line1 mid, line1 left,
                           cfg bkg, line0 mid, line0 left }; else
//Mask right border
if(mask eol)win data<={win data[8*DATA WIDTH-1:7*DATA WIDTH],line2 mid,cfg bkg,//
right column
                        win data[5*DATA WIDTH-1:4*DATA WIDTH], line1 mid, cfg bkg,
                      win data[2*DATA WIDTH-1: DATA WIDTH], line0 mid, cfg bkg }; else
win data<={win data[ 8*DATA WIDTH-1:7*DATA WIDTH], line2 mid, line2 left, // middle
            win data[5*DATA WIDTH-1:4*DATA WIDTH], line1 mid, line1 left,
            win data[ 2*DATA WIDTH-1: DATA WIDTH], line0 mid, line0 left };
endmodule // line buffer
// Project : ir filters
// Module Name : median outer 4px
// Author : Szilard Hegedus
              : 11/15/2018
// Created
```



```
_____
// Description : Connects Median outer for 3x3 window
//-----
_____
// Modification history :
// 11/15/2018 (SH): Initial version
// 02/04/2019 (SH): Replaced 4 pixel/cycle to 1 pixel/cycle to integrate into
Pcam5c demo reference design
//-----
______
module median filter 1px#(
parameter DATA WIDTH = 8
) (
                        input
input
//----Input Frame Interface-----
                       in3x3 val , // Master has valid data to be transferred
input
output
                         in3x3_rdy , // Slave is ready to receive the data
input [3*3*DATA WIDTH-1:0] in3x3 data, // Data transferred from master to slave
                         in3x3 sof , // Start of Frame
input
input
                         in3x3 eof , // End of Frame
                         in3x3 sol , // Start of Line
input
                         in3x3 eol , // End of Line
input
//----Output Frame Interface-----
                       out val , // Master has valid data to be transferred
output
                         out rdy , // Slave is ready to receive the data
input
       [ DATA WIDTH-1:0] out \overline{data} , // Data transferred from master to slave
output
output
                        out_sof , // Start of Frame
                         out_eof , // End of Frame
output
                         out_sol , // Start of Line out_eol // End of Line
output
output
);
//-----Internal signals-----
wire hor val ;
wire vert val;
wire [3*DATA WIDTH-1 : 0]vert0 data;
wire [3*DATA WIDTH-1 : 0]vert1 data;
wire [3*DATA_WIDTH-1 : 0]vert2_data;
wire [3*DATA WIDTH-1 : 0]hor00 data;
wire [3*DATA WIDTH-1: 0]hor01 data;
wire [3*DATA WIDTH-1 : 0]hor02 data;
wire [3*DATA WIDTH-1 : 0]diag0 data;
wire vert0 rdy;
wire vert1 rdy;
wire vert2 rdy;
```



```
wire hor0 rdy;
wire win1 sol;
wire win1 eol;
wire win1 sof;
wire win1 eof;
wire win0 sol;
wire win0 eol;
wire win0 sof;
wire win0 eof;
assign out data = diag0 data[2*DATA WIDTH-1:DATA WIDTH];
//Verical sort
median line sort#(
  .DATA WIDTH (DATA WIDTH)
)vert0(
  .clk
               (clk
                                                                     ),
  .rst_n (rst_n
                                                                     ),
  .pix2     (in3x3_data[9*DATA_WIDTH-1: 8*DATA_WIDTH]),
.pix1     (in3x3_data[6*DATA_WIDTH-1: 5*DATA_WIDTH]),
.pix0     (in3x3_data[3*DATA_WIDTH-1: 2*DATA_WIDTH]),
  .win val (in3x3 val
  .win_rdy (in3x3_rdy
.win_sol (in3x3_sol
.win_eol (in3x3_eol
  .win sof (in3x3 sof
  .win eof (in3x3 eof
  .sort val (vert val
                                                                     ),
  .sort_rdy (vert2 rdy
                                                                     ),
  .sort_data(vert2 data
                                                                     ),
  .sort sol (win0 sol
                                                                     ),
  .sort_eol (win0_eol
                                                                     ),
  .sort sof (win0 sof
                                                                     ),
  .sort eof (win0 eof
                                                                     )
);
median line sort#(
  .DATA WIDTH (DATA WIDTH)
)vert1(
  .clk
               (clk
                                                                     ),
                                                                     ),
  .rst_n (rst_n
  .pix2     (in3x3_data[8*DATA_WIDTH-1: 7*DATA_WIDTH]),
.pix1     (in3x3_data[5*DATA_WIDTH-1: 4*DATA_WIDTH]),
.pix0     (in3x3_data[2*DATA_WIDTH-1: DATA_WIDTH]),
  .win val (in3x3 val
                                                                     ),
  .win rdy (
  .win sol (in3x3 sol
                                                                     ),
  .win eol (in3x3 eol
  .win sof (in3x3 sof
                                                                     ),
  .win eof (in3x3 eof
                                                                     ),
  .sort val (
                                                                     ),
  .sort rdy (vert1 rdy
                                                                     ),
  .sort data(vert1 data
                                                                     ),
```



```
),
  .sort sol (
  .sort eol (
                                                                  ),
                                                                  ),
  .sort sof (
  .sort eof (
                                                                  )
median line sort#(
  .DATA WIDTH (DATA WIDTH)
)vert2(
              (clk
                                                                  ),
  .clk
  .rst n (rst n
                                                                  ),
  .pix2 (in3x3_data[7*DATA_WIDTH-1: 6*DATA_WIDTH]),
.pix1 (in3x3_data[4*DATA_WIDTH-1: 3*DATA_WIDTH]),
.pix0 (in3x3_data[ DATA_WIDTH-1: 0]),
  .win val (in3x3 val
                                                                  ),
  .win rdy (
                                                                  ),
  .win sol (in3x3 sol
                                                                  ),
  .win eol (in3x3 eol
                                                                  ),
  .win sof (in3x3 sof
  .win eof (in3x3 eof
  .sort val (
  .sort rdy (vert0 rdy
  .sort data(vert0 data
  .sort_sol (
                                                                  ),
  .sort eol (
                                                                  ),
  .sort sof (
                                                                  ),
  .sort eof (
);
//Horizontal sort
median line sort#(
  .DATA WIDTH (DATA WIDTH)
)hor00(
  .clk
             (clk
                                                                 ),
  .rst_n (rst_n
  .pix2 (vert0_data[3*DATA_WIDTH-1:2*DATA_WIDTH]),
.pix1 (vert1_data[3*DATA_WIDTH-1:2*DATA_WIDTH]),
.pix0 (vert2_data[3*DATA_WIDTH-1:2*DATA_WIDTH]),
  .win val (vert val
                                                                 ),
  .win_rdy (vert0_rdy
.win_sol (win0_sol
                                                                 ),
                                                                 ),
  .win_eol (win0_eol
                                                                 ),
  .win sof (win0 sof
                                                                 ),
  .win eof (win0 eof
                                                                 ),
  .sort val (hor val
                                                                 ),
  .sort rdy (hor0 rdy
                                                                 ),
  .sort data(hor00 data
                                                                 ),
  .sort sol (win1 sol
                                                                 ),
  .sort eol (win1 eol
                                                                 ),
  .sort sof (win1 sof
                                                                 ),
  .sort eof (win1 eof
) ;
median line sort#(
  .DATA WIDTH (DATA WIDTH)
```



```
)hor01(
 .clk
            (clk
                                                      ),
  .rst n
           (rst n
                                                      ),
  .win val (vert val
                                                      ),
  .win rdy (vert1 rdy
                                                      ),
  .win sol (win0 sol
                                                      ),
                                                      ),
  .win eol (win0 eol
  .win sof (win0 sof
                                                      ),
  .win eof (win0 eof
                                                      ),
  .sort_val (
                                                      ),
                                                      ),
  .sort rdy (hor0 rdy
  .sort data(hor01 data
                                                      ),
                                                      ),
  .sort sol (
                                                      ),
  .sort eol (
  .sort sof (
                                                      ),
  .sort eof (
                                                      )
);
median line sort#(
  .DATA WIDTH (DATA WIDTH)
)hor02(
  .clk
            (clk
 .rst_n (rst_n ),
.pix0 (vert0_data[DATA_WIDTH-1:0]),
.pix1 (vert1_data[DATA_WIDTH-1:0]),
.pix2 (vert2_data[DATA_WIDTH-1:0]),
  .win val (vert val
  .win rdy (vert\overline{2} rdy
                                          ),
  .win sol (win0 sol
                                          ),
  .win_eol (win0_eol .win_sof (win0_sof
                                          ),
  .win eof (win0 eof
  .sort val (
  .sort rdy (hor0 rdy
  .sort data(hor02 data
                                          ),
  .sort sol (
                                          ),
  .sort eol (
                                          ),
  .sort_sof (
                                          ),
  .sort eof (
);
// Diagonal sort
median line sort#(
  .DATA WIDTH (DATA WIDTH)
)diag0(
  .clk
            (clk
                                                        ),
  .rst n
             (rst n
                                                        ),
  .pix2
             (hor00 data[ DATA WIDTH-1:
            (hor01 data[2*DATA WIDTH-1: DATA WIDTH]),
  .pix1
  .pix0
            (hor02 data[3*DATA WIDTH-1:2*DATA WIDTH]),
  .win_val (hor_val
                                                        ),
  .win rdy
             (hor0 rdy
                                                        ),
```



```
.win sol (win1 sol
                                         ),
 .win eol (win1 eol
                                         ),
                                         ),
 .win sof (win1 sof
 .win eof (win1 eof
                                         ),
 .sort val (out val
                                         ),
 .sort rdy (out rdy
                                         ),
 .sort data(diag0 data
 .sort sol (out sol
                                         ),
 .sort eol (out eol
                                         ),
 .sort sof (out sof
                                         ),
 .sort eof (out eof
);
Endmodule
// Project : ir filters
// Module Name : median line sort
// Author : Szilard Hegedus
// Created : 11/21/2018
//-----
// Description : Connects 4 pix_corr_1px modules to achieve 4px output
//
// pix0 ---->| | ----sort sort[23:16]--->
// | Comp |
// pix2-----sort sort[8 : 0]--->
//
//
// Modification history :
// 11/15/2018 (SH): Initial version
//-----
module median line sort#(
parameter DATA WIDTH = 8
) (
input
                       clk
                       rst n
input
input [DATA_WIDTH - 1:0] pix0
input [DATA_WIDTH - 1:0] pix1
input [DATA_WIDTH - 1:0] pix2
input
                       win val ,
output
                       win rdy ,
                       win sol ,
input
input
                       win eol
                       win sof
input
input
                       win eof
output reg
                      sort val ,
                      sort rdy ,
input
output reg
                      sort sol ,
output reg
                      sort eol ,
                      sort sof ,
output reg
                      sort eof ,
output req
output reg [3*DATA WIDTH-1:0] sort data
);
```



```
wire invalrdy;
wire [DATA WIDTH-1:0] comp0 max;
wire [DATA_WIDTH-1:0] comp1 max;
wire [DATA WIDTH-1:0] comp2 max;
wire [DATA WIDTH-1:0] comp0 min;
wire [DATA WIDTH-1:0] comp1 min;
wire [DATA WIDTH-1:0] comp2 min;
assign win rdy = sort rdy;
assign invalrdy = win val & win rdy;
// Assign maximum and minimum values
assign {comp0 max, comp0 min} = (pix0 > pix1 ) ? {pix0 , pix1
                                                                            } :
{pix1 , pix0 };
assign {comp1 max, comp1 min} = (comp0 min > pix2 ) ? {comp0 min, pix2
                                                                            } :
{pix2 , comp0 min };
assign {comp2 max, comp2 min} = (comp0 max > comp1 max) ? {comp0 max, comp1 max} :
{comp0 max, comp1 max };
//Create data
always@(posedge clk or negedge rst n)
if(~rst_n ) sort_data <= {DATA WIDTH{1'b0}}</pre>
                                                        ; else
if(invalrdy) sort data <= {comp2 max, comp2 min, comp1 min};</pre>
//Control signals
always@(posedge clk or negedge rst n)
if(~rst n
                           ) sort eof <= 1'b0; else
if (sort rdy & sort val & sort eof) sort eof <= 1'b0; else
if(win eof & win val & win rdy ) sort eof <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n
                           ) sort sof <= 1'b0; else
if(sort rdy & sort val & sort sof) sort sof <= 1'b0; else
if(win sof & win val & win rdy ) sort sof <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n
                               ) sort_eol <= 1'b0; else
if(sort rdy & sort val & sort eol) sort eol <= 1'b0; else
if(win eol & win val & win rdy ) sort eol <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
                      ) sort sol <= 1'b0; else
if(~rst n
if(sort rdy & sort val & sort sol) sort sol <= 1'b0; else
if((win sol & win val & win rdy) ) sort sol <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n ) sort val <= 1'b0; else</pre>
if(sort_rdy & (~win_val)) sort_val <= 1'b0; else</pre>
               ) sort val <= 1'b1;
if(invalrdy
```



```
endmodule.
// Project : ir filters
// Module Name : pix corr 1px
// Author : Szilard Hegedus
// Created : 11/15/2018
// Description : Corrects dead pixels in a 3x3 window
//-----
// Modification history :
// 11/15/2018 (SH): Initial version
// 02/04/2019 (SH): Replaced 4 pixel/cycle to 1 pixel/cycle to integrate into
Pcam5c demo reference design
//----
module pix corr 1px#(
parameter DATA WIDTH = 8
) (
input
                         clk
input
                        rst n
        [DATA WIDTH-1:0] cfg thr
input
input
                        in3x3 val , // Master has valid data to be transferred
                         in3x\overline{3}rdy , // Slave is ready to receive the data
output
input [9*DATA_WIDTH-1:0] in3x3_data, // Data transferred from master to slave
                          in3x3 sof , // Start of frame
input
                          in3x3 sol , // Start of line
input
                         in3x3 = ol , // End of line
input
                         in3x3 eof , // End of frame
input
//-----Output Frame Interface-----
                         out val , // Master has valid data to be transferred
output reg
                         out rdy , // Slave is ready to receive the data
input
output reg [ DATA WIDTH-1:0] out data, // Data transferred from master to slave
output reg
                      out sof , // Start of frame
output reg
                         out sol , // Start of line
output req
                         out eol , // End of line
output reg
                         out eof // End of frame
);
//-----Internal signals-----
wire [DATA WIDTH-1:0] p00; //Pixel in window
wire [DATA_WIDTH-1:0] p01; //Pixel in window
wire [DATA WIDTH-1:0] p02; //Pixel in window
wire [DATA WIDTH-1:0] p10; //Pixel in window
wire [DATA WIDTH-1:0] p11; //Pixel in window
wire [DATA WIDTH-1:0] p12; //Pixel in window
wire [DATA WIDTH-1:0] p20; //Pixel in window
wire [DATA WIDTH-1:0] p21; //Pixel in window
wire [DATA WIDTH-1:0] p22; //Pixel in window
wire [DATA WIDTH-1:0] max00;
wire [DATA WIDTH-1:0] max01;
wire [DATA WIDTH-1:0] max02;
wire [DATA WIDTH-1:0] max10;
wire [DATA WIDTH-1:0] max12;
```



```
wire [DATA WIDTH-1:0] max20;
wire [DATA WIDTH-1:0] max21;
wire [DATA WIDTH-1:0] max22;
wire [DATA WIDTH-1:0] min00;
wire [DATA WIDTH-1:0] min01;
wire [DATA WIDTH-1:0] min02;
wire [DATA WIDTH-1:0] min10;
wire [DATA WIDTH-1:0] min12;
wire [DATA WIDTH-1:0] min20;
wire [DATA WIDTH-1:0] min21;
wire [DATA WIDTH-1:0] min22;
wire [DATA WIDTH-1: 0] diff00;
wire [DATA WIDTH-1: 0] diff01;
wire [DATA WIDTH-1: 0] diff02;
wire [DATA WIDTH-1: 0] diff10;
wire [DATA WIDTH-1 : 0] diff12;
wire [DATA WIDTH-1: 0] diff20;
wire [DATA WIDTH-1: 0] diff21;
wire [DATA WIDTH-1: 0] diff22;
wire [DATA WIDTH + 3:0] sum;
wire mux sel;
wire invalrdy;
assign invalrdy = in3x3 rdy & in3x3 val;
assign in 3x3 rdy = out rdy;
assign p00 = in3x3 data[9*DATA WIDTH-1:8*DATA WIDTH];
assign p01 = in3x3 data[8*DATA WIDTH-1:7*DATA WIDTH];
assign p02 = in3x3 data[7*DATA WIDTH-1:6*DATA WIDTH];
assign p10 = in3x3_data[6*DATA_WIDTH-1:5*DATA_WIDTH];
assign p11 = in3x3 data[5*DATA WIDTH-1:4*DATA WIDTH];
assign p12 = in3x3 data[4*DATA WIDTH-1:3*DATA WIDTH];
assign p20 = in3x3 data[3*DATA WIDTH-1:2*DATA WIDTH];
assign p21 = in3x3 data[2*DATA WIDTH-1:1*DATA WIDTH];
assign p22 = in3x3 data[1*DATA WIDTH-1:0*DATA WIDTH];
assign sum = p00 + p01 + p02 + p10 + p12 + p20 + p21 + p22;
assign \{\max 00, \min 00\} = (p00 > p11) ? \{p00, p11\} : \{p11, p00\};
assign \{\max 01, \min 01\} = (p01 > p11) ? \{p01, p11\} : \{p11, p01\};
assign \{\max 02, \min 02\} = (p02 > p11) ? \{p02, p11\} : \{p11, p02\};
assign \{\max 10, \min 10\} = (p10 > p11) ? \{p10, p11\} : \{p11, p10\};
assign \{\max 12, \min 12\} = (p12 > p11) ? \{p12, p11\} : \{p11, p12\};
assign \{\max 20, \min 20\} = (p20 > p11) ? \{p20, p11\} : \{p11, p20\};
assign \{\max 21, \min 21\} = (p21 > p11) ? \{p21, p11\} : \{p11, p21\};
assign \{\max 22, \min 22\} = (p22 > p11) ? \{p22, p11\} : \{p11, p22\};
assign diff00 = max00 - min00;
assign diff01 = max01 - min01;
assign diff02 = max02 - min02;
```



```
assign diff10 = max10 - min10;
assign diff12 = max12 - min12;
assign diff20 = max20 - min20;
assign diff21 = max21 - min21;
assign diff22 = max22 - min22;
assign mux sel = (diff00 > cfg thr) & (diff01 > cfg thr) & (diff02 > cfg thr) &
(diff10 > cfg thr) & (diff12 > cfg thr) & (diff20 > cfg thr) & (diff21 > cfg thr) &
(diff22 > cfg thr);
always@(posedge clk or negedge rst n)
              ) out data <= 8'd0
                                                                 ; else
if(in3x3_val & in3x3_rdy) out_data <= mux_sel ? sum[DATA_WIDTH+2:3] : p11;  //</pre>
Recieve only the top 8 pixels, that will be the result of division by 16
always@(posedge clk or negedge rst n)
if(in3x3 eof & in3x3 val & in3x3 rdy) out eof <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
                              ) out sof <= 1'b0; else
if(~rst n
                             ) out sof <= 1'b0; else
if (out rdy & out val & out sof
if(in3x3 sof & in3x3 val & in3x3 rdy) out sof <= 1'b1;
always@(posedge clk or negedge rst n)
if(in3x3 eol & in3x3 val & in3x3 rdy) out eol <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n
                                                               ) out sol <=
1'b0; else
if(out rdy & out_val & out_sol
                                                               ) out sol <=
1'b0; else
if((in3x3 sol & in3x3 val & in3x3 rdy) | (out rdy & out val & out eol)) out sol <=
1'b1;
always@(posedge clk or negedge rst n)
if(\simrst n ) out val <= 1'b0; else
if(out_rdy & (~in3x3_val)) out_val <= 1'b0; else</pre>
if(invalrdy
             ) out val <= 1'b1;
endmodule
// Project : IR filters
// Module Name : selector 2i
// Author : SZILARD HEGEDUS
// Created : 10/29/2018
//-----
// Description : MUX2tol with Frame interface input, and output
```



```
_____
// Modification history :
// 01/28/2019 (SH):Initial version
//-----
module selector 2i#(
 parameter DATA WIDTH = 8
) (
                         input
                          rst_n , // Asynchronous reset active low sel , // Mux selection bit
 input
 input
//-----Input frame interface-----
                       inO frm val , // Master has valid data to be transferred
 input
                         inO frm rdy , // Slave is ready to receive the data
 output
 input [DATA WIDTH-1:0] in0 frm data, // Data transferred from master to slave
                         in0 frm sof , // Start of Frame
 input
                          in0 frm eof , // End of Frame
 input
                          in0 frm sol , // Start of Line
 input
                          in0 frm eol , // End of Line
 input
 input
                         in1 frm val , // Master has valid data to be transferred
 output
                          in1 frm rdy , // Slave is ready to receive the data
 input [DATA_WIDTH-1:0] in1_frm_data, // Data transferred from master to slave
                          in1 frm sof , // Start of Frame
 input
                          in1 frm eof , // End of Frame
 input
                          in1 frm sol , // Start of Line
 input
                         in1_frm_eol , // End of Line
 input
output
                        out frm val , // Master has valid data to be transferred
                         out_frm_rdy , // Slave is ready to receive the data
 input
 output [DATA_WIDTH-1:0]         out_frm_data, // Data transferred from master to slave
                          out frm sof , // Start of Frame
 output
                          out_frm_eof , // End of Frame
 output
 output
                          out frm sol , // Start of Line
 output
                          out frm eol // End of Line
);
assign out_frm_val = sel ? in1_frm_val : in0_frm_val;
assign out_frm_sol = sel ? in1_frm_sol : in0_frm_sol;
assign out_frm_eol = sel ? in1_frm_eol : in0_frm_eol;
assign out frm sof = sel ? in1 frm sof : in0 frm sof;
assign out frm eof = sel ? in1 frm eof : in0 frm eof;
assign out frm data = sel ? in1 frm data : in0 frm data;
assign in0_frm_rdy = sel ? 1'b0 : out_frm_rdy;
assign in1_frm_rdy = ~sel ? 1'b0 : out_frm_rdy;
endmodule //selector 2i
// Project : ir outers
// Module Name : laplace filter 1px
// Author : Szilard Hegedus
```



```
// Created : 11/15/2018
//-----
_____
// Description : Connects laplace outer 1px modules and calculates sharpened image
//-----
_____
// Modification history :
// 11/15/2018 (SH): Initial version
// 02/04/2019 (SH): Replaced 4 pixel/cycle to 1 pixel/cycle to integrate into
Pcam5c demo reference design
//-----
_____
module sharp filter 1px#(
parameter DATA WIDTH = 8
) (
                     input
                               , // Asynchronous reset active low
input
input [7:0]
//----Input Frame Interface-----
                      in3x3 val , // Master has valid data to be transferred
input
                       in3x3 rdy , // Slave is ready to receive the data
output
input [9*DATA\_WIDTH-1:0] in 3x3 data, // Data transferred from master to slave
                       in3x3 sof , // Start of Frame
input
                       in3x3 eof , // End of Frame
input
                       in3x3 sol , // Start of Line
input
                       in3x3 eol , // End of Line
input
//----Output Frame Interface-----
output reg
                      out val , // Master has valid data to be transferred
                       out rdy , // Slave is ready to receive the data
input
output reg [ DATA_WIDTH-1:0] out_data , // Data transferred from master to slave
                       out sof , // Start of Frame
output reg
output reg
                       out eof , // End of Frame
                       out sol , // Start of Line
output req
output reg
                       out eol // End of Line
);
//-----Internal signals-----
reg [DATA WIDTH-1:0] in data d;
                 lap val ;
wire [DATA WIDTH-1:0] lap data;
                 lap sof ;
wire
wire
                 lap eof ;
wire
                 lap sol ;
wire
                 lap eol ;
wire lap rdy;
wire lap rdy d;
wire invalrdy;
wire lap valrdy;
```



```
reg [DATA WIDTH:0] out data temp;
wire [ DATA WIDTH-1:0] norm data;
wire [2*DATA WIDTH-1:0] mult data;
                    lap val d ;
reg
                    lap sof d ;
reg
                    lap eof d ;
reg
                    lap sol d ;
reg
                    lap eol d ;
assign in 3x3 rdy = out rdy;
assign invalrdy = in3x3 rdy & in3x3 val;
assign lap rdy = out rdy;
assign lap rdy d = lap rdy;
assign lap valrdy = lap val & lap rdy;
assign lap valrdy d = lap val d & lap rdy d;
assign mult data = lap data * cfg coef; // Multiply the data with the coeficcient
assign norm data = (out data temp > \{1'b0, \{(DATA WIDTH)\{1'd1\}\}\}) ?
{(DATA WIDTH){1'd1}} : out data temp; // Normalize output data
_____
laplace filter 1px#(
 .DATA WIDTH (DATA WIDTH)
)laplace out(
 .clk (clk ), // System clock
.rst_n (rst_n ), // Asynchronous reset active low
 .in3x3 val (in3x3 val ), // Master has valid data to be transferred
 .in3x3 rdy ( ), // Slave is ready to receive the data
 .in3x3 data(in3x3 data), // Data transferred from master to slave
 .in3x3_sof (in3x3_sof ), // Start of Frame
 .in3x3 eof (in3x3 eof ), // End of Frame
  .in3x3_sol (in3x3_sol ), // Start of Line
  .in3x3_eol (in3x3_eol), // End of Line
 .out_val (lap_val ), // Master has valid data to be transferred
 .out rdy (lap rdy ), // Slave is ready to receive the data
 .out data (lap data ), // Data transferred from master to slave
 .out_sof (lap_sof ), // Start of Frame
 .out_eof (lap_eof ), // End of Frame
.out_sol (lap_sol ), // Start of Line
 .out eol (lap eol ) // End of Line
);
always@(posedge clk or negedge rst n)
if(~rst n
                      ) in data d <= {(DATA WIDTH){1'd0}}
else
if(in3x3 rdy & in3x3 val) in data d <= in3x3 data[5*DATA WIDTH-1 : 4*DATA WIDTH];
// Delay input data that will be added to the mask
```



```
//----- Pipe stage 1 ------
_____
always@(posedge clk or negedge rst n)
if(~rst_n ) lap_val_d <= 1'b0; else</pre>
if(lap_rdy & (~lap_val)) lap_val_d <= 1'b0; else</pre>
always@(posedge clk or negedge rst n)
if(~rst n
                   ) lap sof d <= 1'b0; else
if (out rdy & out val & lap sof d) lap sof d <= 1'b0; else
always@(posedge clk or negedge rst n)
                  ) lap eof d <= 1'b0; else
if(out rdy & out val & lap eof d) lap eof d <= 1'b0; else
if(lap valrdy & lap eof
                         ) lap eof d <= 1'b1;
always@(posedge clk or negedge rst n)
if(~rst n
                     ) lap sol d <= 1'b0; else
if(out rdy & out_val & lap_sol_d) lap_sol_d <= 1'b0; else</pre>
always@(posedge clk or negedge rst n)
if(~rst n ) lap eol d <= 1'b0; else</pre>
if(out rdy & out val & lap eol d) lap eol d <= 1'b0; else
always@(posedge clk or negedge rst n)
if(\simrst n ) out data temp <= {(DATA WIDTH + 1){1'b0}}
else
if(lap_valrdy) out_data_temp <= mult data[2*DATA WIDTH-1:DATA WIDTH] + in data d;</pre>
//----- Pipe stage 2 ------
_____
always@(posedge clk or negedge rst n)
                  ) out eof <= 1'b0; else
if(out rdy & out val & out eof) out eof <= 1'b0; else
if(lap_eof_d & lap_valrdy_d ) out_eof <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
                  ) out sof <= 1'b0; else
if(~rst n
if(out rdy & out val & out sof) out sof <= 1'b0; else
if(lap sof d & lap valrdy d ) out sof <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n ) out eol <= 1'b0; else</pre>
if(out rdy & out val & out eol) out eol <= 1'b0; else
if(lap eol d & lap valrdy d ) out_eol <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n
                 ) out sol <= 1'b0; else
if(out rdy & out val & out sol) out sol <= 1'b0; else
if(lap_sol_d & lap_valrdy_d ) out_sol <= 1'b1;</pre>
```



```
always@(posedge clk or negedge rst n)
         ) out val <= 1'b0; else
if(~rst n
if(out_rdy & (~lap_val_d)) out_val <= 1'b0; else</pre>
always@(posedge clk or negedge rst n)
if(\simrst n ) out data <= {(DATA WIDTH){1'd0}}; else
if(lap valrdy d) out data <= norm data</pre>
`ifdef DEBUG ON
 `include "sharp filter debug.v"
`endif
Endmodule
// Project : ir filters
// Module Name : smooth filter 1px
// Author : Szilard Hegedus
// Created : 10/26/2018
//-----
_____
// Description : Applies 3x3 smoothing filter
//
//
            //
            | 1 | 2 | 1 |
//
//
        1 | | |
//
        -- x | 2 | 4 | 2 |
//
        16 | | |
//
            //
            | 1 | 2 | 1 |
//
//-----
-----
// Modification history :
// 10/26/2018 (SH): Initial version
// 02/04/2019 (SH): Replaced 4 pixel/cycle to 1 pixel/cycle to integrate into
Pcam5c demo reference design
//----
module smooth filter 1px#(
parameter DATA WIDTH = 8
) (
                       clk
input
input
                      rst n
                      in3x3 val , // Master has valid data to be transferred
input
                      in3x3_rdy , // Slave is ready to receive the data
output
input
       [9*DATA WIDTH-1:0] in3x3 data, // Data transferred from master to slave
                       in3x3 sof , // Start of frame
input
                       in3x3_sol , // Start of line
input
                       in3x3 eol , // End of line
input
```



```
in3x3 eof , // End of frame
input
//-----
                          out val , // Master has valid data to be transferred
output reg
                          out rdy , // Slave is ready to receive the data
input
output reg [ DATA WIDTH-1:0] out data, // Data transferred from master to slave
output reg
                        out sof , // Start of frame
                         out sol , // Start of line
output reg
                         out_eol , // End of line
output reg
                         out eof // End of frame
output reg
);
//-----Internal signals-----
wire [DATA WIDTH-1:0] p00; //Pixel in window
wire [DATA WIDTH-1:0] p01; //Pixel in window
wire [DATA WIDTH-1:0] p02; //Pixel in window
wire [DATA WIDTH-1:0] p10; //Pixel in window
wire [DATA WIDTH-1:0] p11; //Pixel in window
wire [DATA WIDTH-1:0] p12; //Pixel in window
wire [DATA WIDTH-1:0] p20; //Pixel in window
wire [DATA WIDTH-1:0] p21; //Pixel in window
wire [DATA WIDTH-1:0] p22; //Pixel in window
wire [DATA WIDTH+4:0] sum;
wire invalrdy;
assign invalrdy = in3x3 rdy & in3x3 val;
assign in 3x3 rdy = out rdy;
assign p00 = in3x3 data[9*DATA WIDTH-1:8*DATA WIDTH];
assign p01 = in3x3 data[8*DATA WIDTH-1:7*DATA WIDTH];
assign p02 = in3x3_data[7*DATA_WIDTH-1:6*DATA_WIDTH];
assign p10 = in3x3 data[6*DATA WIDTH-1:5*DATA WIDTH];
assign p11 = in3x3 data[5*DATA WIDTH-1:4*DATA WIDTH];
assign p12 = in3x3 data[4*DATA WIDTH-1:3*DATA WIDTH];
assign p20 = in3x3 data[3*DATA WIDTH-1:2*DATA WIDTH];
assign p21 = in3x3 data[2*DATA WIDTH-1:1*DATA WIDTH];
assign p22 = in3x3 data[1*DATA WIDTH-1:0*DATA WIDTH];
assign sum = p00 + \{p01, 1'd0\} + p02
           {p10, 1'b0} + {p11, 2'b0} + {p12, 1'b0} +
                 p20
                         + {p21, 1'b0} + p22;
always@(posedge clk or negedge rst n)
if(~rst n
                    ) out data <= 8'd0
else
if(in3x3_val & in3x3_rdy) out_data <= (sum[12:4] > 8'd255) ? 8'd255 : sum[11:4];
// Recieve only the top 8 pixels, that will be the result of division by 16
always@(posedge clk or negedge rst n)
if(in3x3 eof & in3x3 val & in3x3 rdy) out eof <= 1'b1;</pre>
```



```
always@(posedge clk or negedge rst n)
                                ) out sof <= 1'b0; else
if(~rst n
if (out rdy & out val & out sof ) out sof <= 1'b0; else
if(in3x3 sof & in3x3 val & in3x3 rdy) out sof <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(in3x3 eol & in3x3 val & in3x3 rdy) out eol <= 1'b1;</pre>
always@(posedge clk or negedge rst n)
if(~rst n
                                                                  ) out sol <=
1'b0; else
if (out rdy & out val & out sol
                                                                  ) out sol <=
1'b0; else
if((in3x3 sol & in3x3 val & in3x3 rdy) | (out rdy & out val & out eol)) out sol <=
1'b1;
always@(posedge clk or negedge rst n)
if(~rst n
                    ) out_val <= 1'b0; else
if(out_rdy & (~in3x3_val)) out_val <= 1'b0; else</pre>
if(invalrdy
                      ) out val <= 1'b1;
endmodule
```