

# **NetSpeed Gemini**

# Release Notes

Version: GEMINI-17.04

May 25, 2017



# NetSpeed Gemini 17.04 Release Notes

#### **About This Document**

This document lists the release notes for NetSpeed Gemini. Using NetSpeed NocStudio, users can define NoC architectures, describe specifications and requirements, optimize the NoC design and finally generate the NoC IP files such as RTL, testbench, synthesis scripts, NoC IP documentation etc.

#### Audience

This document is intended for users of NocStudio:

- NoC Designers
- NoC Architects
- SoC Architects

### Prerequisite

Before proceeding, you should generally understand:

Basics of NetSpeed Gemini IP Technology

#### **Related Documents**

The following documents can be used as a reference to this document.

NetSpeed NocStudio User Manual

### **Customer Support**

For technical support about this product, please contact <a href="mailto:support@netspeedsystems.com">support@netspeedsystems.com</a>

For general information about NetSpeed products refer to: <a href="www.netspeedsystems.com">www.netspeedsystems.com</a>



# Contents

A	bout 7	This Document	2
A	udien	ce	2
P	rerequ	isite	2
R	elated	Documents	2
C	ustom	er Support	2
1		iverables	
2	Inst	allation	6
3	Feat	rure Updates: System Interconnect	7
	3.1	IEEE Std 1364™-2005 format	
	3.2	TCL Interface support	7
	3.3	Enhanced Performance counter support	7
4	Feat	rure Updates: Non-Coherent Components	8
	4.1	Functional Safety - Interface Parity support	8
	4.2	Asymmetric RD/WR widths	8
	4.3	REGFILE support	8
	4.4	Protection against Slave dependency behavior	8
	4.5	Reorder Bridge support (beta feature)	9
5	Feat	rure Updates: Coherent Components	10
	5.1	512bit IOCB support	10
6	EDA	A Tool Compatibility	11
7	Erra	ta: System Interconnect	12
8	Erra	ta: Non-Coherent Components	13
	8.1	AHB	13
	8.2	Priority Address Map	13
9	Erra	ta: Coherent Components	14
	9.1	SYSCOREQ handshaking for ACE master	14



10 Cha	nges to Commands and Properties	15
	Command Changes	
10.2	Default Property Changes	15
10.3	Mesh Property Changes	17
10.4	Bridge Property Changes	18
10.5	Host Property Changes	19
10.6	Interface Property Changes	
10.7	Link Property Changes	22
10.8	Router Property Changes	22
10.9	VC Property Changes	22



### 1 Deliverables

- NetSpeed NocStudio Package and one of the license options:
  - ➤ N7 version supporting 16 layers and 256 bridges
  - ➤ N5 version supporting 4 layers and 60 bridges
  - ➤ N3 version supporting 1 layers and 12 bridges
- NocStudio executable with interactive GUI.
- Verification checkers to be used in the DV environment.
- Sanity Test Bench.
- Documentation
  - a. NocStudio User Manual: The User Guide describes how to set up a system using NocStudio and how to use it to generate NetSpeed IP.
  - b. IP Integration Spec: The Integration Manual describes how to integrate a configured network into a larger subsystem.
  - c. Technical Reference Manual: The Technical Reference Manual describes how the functionality of the various NoC elements, the features and functions available, and how to dynamically change the functions using the programmer's mode.



### 2 Installation

- NocStudio uses FlexLM based licensing.
  - o Linux CentOS 5.5 or higher
  - o For node-locked license file, copy over the license file under NocStudio installation directory and renamed it as "license.dat". If the license file resides in a separated folder, please set environment variable LM\_LICENSE\_FILE with the proper path.
  - For floating licensing scheme, please download and extract netspeed.flexlmpkg.tar.gz for 32- or 64-bit license daemon and follow FlexLM documentation.

NOTE: When untarring Linux files, ensure it is done on a Linux machine. Untarring Linux files on a Windows machine causes problems with symbolic links.

- The release makes use of Qt libraries covered under LGPL:
  - http://qt-project.org/downloads



## 3 Feature Updates: System Interconnect

#### 3.1 IEEE STD 1364<sup>TM</sup>-2005 FORMAT

Interconnect RTL format has been updated to be compliant with IEEE Std 1364™-2005 format.

#### 3.2 TCL INTERFACE SUPPORT

NetSpeed adds support in NocStudio to use TCL interpreter to to process input. All NocStudio commands will be registered in the *netspeed::namespace*, and all commands that don't overlap builtin commands will be registered without namespace. The text output of NocStudio commands will be available as the result of running them in TCL mode. When the TCL command being run returns a value, that value will be printed in the console. Within TCL mode, \$() and \$[] interpolation is not available, and defcmd-defined commands will not be registered in the TCL interpreter. NocStudio commands that use '[', ']', in their syntax will need special escaping to be executed in TCL mode, while '{' and '}' will normally be interpreted properly without escaping. TCL's stdout is not yet redirected into the NocStudio console, so this output will appear in the terminal that NocStudio runs in.

#### **Examples:**

```
enter_tcl_mode
info tclversion
# Prints the version of TCL built into NocStudio
enter_tcl_mode
source json.tcl; [dict keys [dict get [json::json2dict [json_dump] hosts]
# Prints the list of hosts reported from json_dump (requires json.tcl library)
```

#### 3.3 ENHANCED PERFORMANCE COUNTER SUPPORT

Enhanced configurable performance counters have been added for

- Counting cycles on an RX host interface where the interface is out of parity
- Counting cycles where NoC VCs have valid flits for an RX host interface
- Cycles with credit stalls (valid request but no credit) on output VCs of router output port

In Addition, destination bridge ID, interface ID and QoS fields are logged when a route looking failure occurs on TX host interface.



# 4 Feature Updates: Non-Coherent Components

#### 4.1 FUNCTIONAL SAFETY - INTERFACE PARITY SUPPORT

NetSpeed enhances its Functional Safety offering by adding interface parity support its host interfaces. With this, the host IP can generate and detect parity, and thus extends the reliability features further into the SoC.

- On control interfaces, single bit parity for all the fields, or byte parity for every byte group of signals on the interface is supported.
- On data channels parity for each byte of data is available.

Transmitting end generates parity for every beat on the interface, and receiving end checks parity and logs any error.

**Limitations:** For more details and limitations, please refer to Chapter "Safety and Reliability" in the TRM.

#### 4.2 ASYMMETRIC RD/WR WIDTHS

Traditionally the read and writes data widths match, but based on customer and industry trends, there is a need to support interfaces that require different data widths between the read and write channels. NetSpeeds adds this feature that allows a master to specify independent AXI\_DATA\_WIDTHS widths of the read (RDATA) and write (WDATA) paths.

#### 4.3 REGFILE SUPPORT

In order to support various design methodologies and techniques, NetSpeed has added the configurable option to clearly separate register-file structures so that the user can provide a custom implementation. Additionally, NocStudio reporting has been updated to breakout the register-file storage bits into a separate reporting line.

For more details, please refer to Integration Specification.

#### **Limitations:**

ECC support is not available

#### 4.4 PROTECTION AGAINST SLAVE DEPENDENCY BEHAVIOR

NetSpeed has added support for specific slaves that exhibit a dependency between their read and write responses. Specifically, some slaves send write reponses in the middle of a multibeat



read data response, with the expectation that write response cannot be blocked, and pauses sending the read data until then. This introduces dependency between the channels, and NetSpeed has added support to automatically size the write responses FIFOs to avoid this. This is done by adding a configurable property to the slave bridge, which the user can enabled based on their slave behavior.

#### 4.5 REORDER BRIDGE SUPPORT (beta FEATURE)

The reorder bridge acts as a proxy for a collection of masters to allow sharing of the reorder buffer resource across those masters. In systems where the traffic flows are very bursty, this can result in a lower area cost compared to each master bridge having a dedicated reorder buffer.

#### **Limitations:**

- Gemini Coherency support cannot be used in the same NoC as a reorder bridge
- Pegasus last-level cache cannot be used in the same NoC as a reorder bridge
- Netspeed Power-management fencing/draining cannot be used for components (routers, bridges) that are accessed through a reorder bridge
- All *add\_range* for slaves that go through ROB must have full permission (rd/write, secure/nonsecure (base[5:0] and mask[5:0] fully enabled)).



# 5 Feature Updates: Coherent Components

### 5.1 512BIT IOCB SUPPORT

In order to support bandwidth from wider IO Coherent masters, the IOCB design has been enhanced to also support 512bit interfaces. This provides sustained bandwidth all the way through for ACEL masters need a coherent view of the memory space.



# 6 EDA Tool Compatibility

• Cadence EDA tools were used for verification and synthesis of this product.

Incisive RTL Simulator
 Genus RTL Synthesis
 HAL Linting tool
 Confirmal
 15.20-p004\_1
 13.20.036
 15.10.120

Compatibility testing has been done with VCS J-2014.12-SP3-3. Please refer to IP Integration
specification to enable/disable specific NetSpeed checker in order to resolve or workaround
any verification related issues, if any. Contact your NetSpeed or Synopsys support team
for assistance.



# 7 Errata: System Interconnect

None





# 8 Errata: Non-Coherent Components

#### 8.1 AHB

There could be a deadlock between AHB master bridge and the AHB master if master is waiting for HREADY to be asserted before removing the BUSY command. Workaround: remove BUSY as soon as the next command is available.

#### 8.2 Priority Address Map

The Priority Address Map has a potential issue when some agents do not have access to a slave in a foreground range. Instead of getting a decode error when they attempt to access those ranges, they can hit against the background range and send the request to that slave.



# 9 Errata: Coherent Components

### 9.1 SYSCOREQ HANDSHAKING FOR ACE MASTER

If using a Netspeed provided voltage-domain crossing with an ACE master, and using a Qchannel to control power-management, then SYSCOREQ shall not be asserted until the Qchannel handshake has reached the Q\_RUN state.



# 10 Changes to Commands and Properties

## **10.1 COMMAND CHANGES**

Command Name	Comment
set_ivc_ovc_mapping	New command to set the mapping between an input
	VC at a router port and an output port on the same
	router.
reset_ivc_ovc_mapping	New command to reset the mapping between an input
	VC at a router port and an output port
list_ivc_ovc_mapping	New command to to list the input VC to output VC
	mapping on a router.
assert_group_clocks	New command to check that the specified rtl group has
	no clocks other than the listed clocks
list_curves	New command to list the points of a curve/probability
	mass function or show all curves/probability mass
	functions
set_curve	New command to set the piecewise linear curve
	associated with a name.
reset_map	New command to reset the mapping of traffic.
enter_tcl_mode	New command to enable use of the TCL interpreter to
	process further input
exit_tcl_mode	New command to return to processing NCF input
	format from TCL mode
ml_build	New command to build NoCs using machine learning

## **10.2 DEFAULT PROPERTY CHANGES**

Property Name	Default	Comment
	Value	
read_burstiness	1	This property has been replaced by
		new property burstiness
burstiness	1	This property is meant to replace
		read_burstiness
noc_injection_queue_depth	0	This property has been replaced by
		niq_depth
niq_depth	0	This property is meant to replace
		noc_injection_queue_depth
noc_ejection_queue_depth	0	This property has been replaced by
		neq_depth



		This are the instantiant of the instantiant
neq_depth	0	This property is meant to replace
	22	noc_ejection_queue_depth
host_processing_queue_depth	32	This property has been renamed to
1 1 1		hpq_depth
hpq_depth	32	This property has replaced
		host_processing_queue_depth
trace_enable	no	This property has been deprecated
axi4_ac_parity_enb	no	New property to enable parity on all
		AC channels
axi4_acaddr_parity_enb	no	New property to enable parity for
		addresses on all AC channels
axi4_ar_parity_enb	no	New property to enable parity on all
		AR channels
axi4_araddr_parity_enb	no	New property to enable parity for
	1	addresses on all AR channels
axi4_aw_parity_enb	no	New property to enable parity on all
. ,		AW channels
axi4_awaddr_parity_enb	no	New property to enable parity for
, ,_		addresses on all AW channels
axi4_bresp_parity_enb	no	New property to enable parity on all
_ 1-1		B response channels
axi4_cd_parity_enb	no	New property to enable parity for
		data on all CD channels
axi4_w_parity_enb	no	New property to enable parity for
		data on all W channels
ppln_in_node_id_pd	no	New property to enable the use of
		node PDs for pipeline stages
guaranteed_sink	no	New property that forces the
		interface to sink every packet that it
		receives without any backpressue
		into the NoC
prefer_shortest_path_routes	yes	New property to prefer shortest path
		routes with more turns over longer
		routes with fewer turns in route
		computation between 2 points
synchronizer_depth	2	This property is used to set the
_ 1		default depth of clock synchronizers
		inserted by NocStudio
axi4s_drain_b_response	yes	New property that indicates whether
1		axi4s devices have preallocated space
		for B response packets to drain into
		the bridge



	1	NT
axi4s_r_interleave	no	New property that indicates whether
		axi4s devices can send interleaved
		read data.
axi4_allow_different_data_widths	no	New property to allow read response
		and write request channels to have
		different data widths.
axi4m_ar_rob_ram_enable	no	New propety to enable use of RAMs
		instead of flops for the read reorder
		buffer
cc_pfb_ram_enable	no	New propety to enable use of RAMs
•		instead of flops for the CCC prefetch
		buffer
cc_pfb_ram_in_width	0	New property to set the number of
		bits of input for CCC prefetch buffer
		RAMs.
cc_pfb_ram_out_width	0	New property to set the number of
_1		bits of output for CCC prefetch
		buffer RAMs.
axi4m_ar_rob_ram_in_width	0	New property to set the number of
		bits of input for read reorder buffer
		RAMs.
axi4m_ar_rob_ram_out_width	0	New property to set the number of
		bits of output for read reorder buffer
		RAMs.
iocb_master_port_rd_buffer_ram_enable	no	New propety to enable use of RAMs
noco_master_port_ra_bunier_ram_enable	rio i	instead of flops for the IOCB master
		port read buffer
is the property of the flow ways in socially	0	<del> </del>
iocb_master_port_rd_buffer_ram_in_width	0	New property to set the number of
		bits of input for the IOCB master
		port read buffer RAMs.

# 10.3 Mesh Property Changes

Property Name	Default	Comment
	Value	
enable_direct_host_connection	yes	New property to allow the deletion of bridges
		on 2 different hosts such that their hosts are
		directly wired together.
intf_parity_addr_per_byte yes		New property to choose between per byte or per
		word parity for addresses in the NoC
intf_parity_per_byte no		New property to choose between per byte or per
		word parity in the NoC



# 10.4 BRIDGE PROPERTY CHANGES

Property Name	Comment
trace_enable	New property to enable tracing on ACE bridges
axi4m_ar_rob_ram_enable	New propety to enable use of RAMs instead of flops for the read reorder buffer
axi4m_ar_rob_ram_in_width	New property to set the number of bits of input for read reorder buffer RAMs.
axi4m_ar_rob_ram_out_width	New property to set the number of bits of output for read reorder buffer RAMs.
axi4s_drain_b_response	New property that indicates whether axi4s devices have preallocated space for B response packets to drain into the bridge
axi4_allow_different_data_widths	New property to allow read response and write request channels to have different data widths.
acels_support_cache_maintenance	New property to allow ACELS bridges to receive cache maintenance operations
axi4_ac_parity_enb	New property to enable parity on the AC channel
axi4_acaddr_parity_enb	New property to enable parity for addresses on the AC channel
axi4_ar_parity_enb	New property to enable parity on the AR channel
axi4_araddr_parity_enb	New property to enable parity for addresses on the AR channel
axi4_aw_parity_enb	New property to enable parity on the AW channel
axi4_awaddr_parity_enb	New property to enable parity for addresses on the AW channel
axi4_bresp_parity_enb	New property to enable parity on the B response channel
axi4_cd_parity_enb	New property to enable parity for data on the CD channel
axi4_r_parity_enb	New property to enable parity for data on the R channel
axi4_w_parity_enb	New property to enable parity for data on the W channel
axi4_rresp_parity_enb	New property to enable parity on the R response channel



## 10.5 HOST PROPERTY CHANGES

Property Name	Comment
llc_class0_alloc_waygroups	This property has been replaced by
	llc_class0_alloc_ways
llc_class1_alloc_waygroups	This property has been replaced by
	llc_class1_alloc_ways
llc_class2_alloc_waygroups	This property has been replaced by
	llc_class2_alloc_ways
llc_class3_alloc_waygroups	This property has been replaced by
	llc_class3_alloc_ways
llc_class4_alloc_waygroups	This property has been replaced by
	llc_class4_alloc_ways
llc_class5_alloc_waygroups	This property has been replaced by
	llc_class5_alloc_ways
llc_class6_alloc_waygroups	This property has been replaced by
	llc_class6_alloc_ways
llc_class7_alloc_waygroups	This property has been replaced by
	llc_class7_alloc_ways
llc_class0_alloc_ways	This property is meant to replace
	llc_class0_alloc_waygroups
llc_class1_alloc_ways	This property is meant to replace
	llc_class1_alloc_waygroups
llc_class2_alloc_ways	This property is meant to replace
	llc_class2_alloc_waygroups
llc_class3_alloc_ways	This property is meant to replace
	llc_class3_alloc_waygroups
llc_class4_alloc_ways	This property is meant to replace
	llc_class4_alloc_waygroups
llc_class5_alloc_ways	This property is meant to replace
	llc_class5_alloc_waygroups
llc_class6_alloc_ways	This property is meant to replace
	llc_class6_alloc_waygroups
llc_class7_alloc_ways	This property is meant to replace
	llc_class7_alloc_waygroups
llc_waygroup_cache_mode_enable	This property has been replaced by
	llc_way_cache_mode_enable
llc_waygroup_ram_mode_enable	This property has been replaced by
	llc_way_ram_mode_enable
llc_waygroup_ram_mode_secure	This property has been replaced by
	llc_way_ram_mode_secure



llc_way_cache_mode_enable	This property is meant to replace
	llc_waygroup_cache_mode_enable
llc_way_ram_mode_enable	This property is meant to replace
	llc_waygroup_ram_mode_enable
llc_way_ram_mode_secure	This property is meant to replace
	llc_waygroup_ram_mode_secure
cc_data_width	This property is used to change the data width
	of IOCB hosts
cc_pfb_ram_enable	New propety to enable use of RAMs instead
	of flops for the CCC prefetch buffer
cc_pfb_ram_in_width	New property to set the number of bits of
	input for CCC prefetch buffer RAMs.
cc_pfb_ram_out_width	New property to set the number of bits of
•	output for CCC prefetch buffer RAMs.
iocb_master_port_rd_buffer_ram_enable	New propety to enable use of RAMs instead
	of flops for the IOCB master port read buffer
iocb_master_port_rd_buffer_ram_in_width	New property to set the number of bits of
	input for the IOCB master port read buffer
	RAMs.
iocb_master_port_rd_buffer_ram_out_width	New property to set the number of bits of
	output for the IOCB master port read RAMs.
iocb_slave_port_wr_buffer_ram_enable	New propety to enable use of RAMs instead
	of flops for the IOCB slave port write buffer
iocb_slave_port_wr_buffer_ram_in_width	New property to set the number of bits of
	input for the IOCB slave port write buffer
	RAMs.
iocb_slave_port_wr_buffer_ram_out_width	New property to set the number of bits of
	output for the IOCB slave port write RAMs.
llc_master_port_wr_buffer_ram_enable	New propety to enable use of RAMs instead
	of flops for the LLC master port read buffer
llc_master_port_wr_buffer_ram_in_width	New property to set the number of bits of
	input for the LLC master port read buffer
	RAMs.
llc_master_port_wr_buffer_ram_out_width	New property to set the number of bits of
	output for the LLC master port read RAMs.
llc_slave_port2_rd_buffer_ram_enable	New propety to enable use of RAMs instead
1	of flops for the LLC second slave port write
	buffer
llc_slave_port2_rd_buffer_ram_in_width	New property to set the number of bits of
1	input for the LLC second slave port write
	buffer RAMs.
L	1



llc_slave_port2_rd_buffer_ram_out_width	New property to set the number of bits of output for the LLC second slave port write RAMs.
llc_slave_port_rd_buffer_ram_enable	New propety to enable use of RAMs instead of flops for the LLC slave port write buffer
llc_slave_port_rd_buffer_ram_in_width	New property to set the number of bits of input for the LLC slave port write buffer RAMs.
llc_slave_port_rd_buffer_ram_out_width	New property to set the number of bits of output for the LLC slave port write RAMs.

## 10.6 Interface Property Changes

Property Name	Comment
noc_injection_queue_depth	This property has been replaced by niq_depth
niq_depth	This property is meant to replace
	noc_injection_queue_depth
noc_ejection_queue_depth	This property has been replaced by neq_depth
neq_depth	This property is meant to replace
	noc_ejection_queue_depth
host_processing_queue_depth	This property has been replaced by hpq_depth
hpq_depth	This property is meant to replace
	host_processing_queue_depth
hpq_latency_curve	This property is used to automatically control host
	processing latency based on the specified curve
hpq_latency	This property is used to automatically control host
	processing latency based on the specified constant value.
hpq_rate_curve	This property is used to automatically control host
	processing completion rate.
hpq_rate	This property is used to automatically control host
	processing completion rate based on a specified constant
	value.
shared_hpq	This property is used to control the host processing queue
	that requests arriving at this interface should go to.



guaranteed_sink	This property forces the interface to sink every packet that it receives without any backpressue into the NoC
atid	This property specifies the ATB ID of the element
trace_fifo_depth	This property specifies the size of the trace capture buffer for this interface.
ext_timestamp_value	This property is used to enable use of TSVALUE interface to produce timestamps from time source external to bridge.
timestamp_width	This property is used to specify the bit width of timestamp values captured in trace streams.
trace_req_capture_mask	This property is used to specify the bit mask that controls which fields are captured for this interface.
trace_resp_capture_mask	This property is used to specify the bit mask that controls which fields are captured for this interface.
atb_fifo_depth	This property is used to specify the size of the ATB data buffer for this interface

# 10.7 LINK PROPERTY CHANGES

None

## 10.8 ROUTER PROPERTY CHANGES

None

## 10.9 VC PROPERTY CHANGES

None



2870 Zanker Road, Suite 210, San Jose, CA 95134 (408) 617-5209

http://www.netspeedsystems.com