

CFG Crux

Technical User Manual

Version: CRUX-19.10

Revision: 0.0



CFG Crux Technical Reference Manual

About This Document

This document is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) using Crux NoC IP.

Audience

This document is intended for users of NocStudio:

- NoC Architects
- NoC Designers
- SoC Architects

Prerequisite

Before proceeding, you should generally understand:

Basics of Network on Chip technology

Related Documents

The following documents can be used as a reference to this document.

- CFG NocStudio Crux User Manual
- CFG Crux IP Integration Spec

Customer Support

For technical support about this product and general information, contact CFG Support.



Revision History

Revision	Date	Updates
0.0	Oct 31, 2019	Initial Version



CONTENTS

Abou	at This Document	2
Audi	ence	2
Prere	equisite	2
Relat	ted Documents	2
Custo	omer Support	2
1 In	ntroduction	14
1.1	CFG Crux Overview	14
1.2	Configurability Options	14
2 F	unctional Description: System Interconnect	15
2.1	NoC Topology	15
2.2	Routers	18
2.3	Information Transport in the NoC	19
2.4	Clocking	24
3 F	unctional Description: Streaming Protocol	29
3.1	Bridging from Host to NoC	29
4 D	Deadlock Avoidance	32
4.1	Quick Primer on Deadlocks	32
4.2	Constructing Deadlock-Free Interconnects	34
4.3	Protection against Slave dependency behavior	35
5 Q	Quality of Service Support	37
5.1	Traffic Classes	38
5.2	Strict priority based allocation	40
5.3	Weighted bandwidth allocation	43
5.4	Rate Limiting Hosts	47
5.5	Dynamic Priority Support for Isochronous Traffic	52
6 N	Node Stamping & RTL grouping	54
6.1	Supersetting modules	54



	6.2	Set_rtl_group	55
	6.3	Domain crossing between stamped groups	56
	6.4	Pipeline Modules	57
	6.5	In-Link Domain Crosser (ILDC)	58
	6.6	Mirroring (Horizontal or Vertical flip)	60
	6.7	Limitations	61
7	No	C Serviceability: Regbus Layer	63
	7.1	The Register Bus	63
	7.2	NoC Registers	65
	7.3	Error Responses To Register Accesses	66
	7.4	User Register Bus Access	67
	7.5	Register Bus Master Interface	68
	7.6	Expected Usage of Register Bus Master	71
	7.7	Ring Slave to Host Interface	71
	7.8	Atomic Operations	72
	7.9	Restrictions	75
8	Pro	grammers Model	76
	8.1	Router Registers	77
	8.2	NSIP Registers	88
	8.3	Regbus Master/Slave Registers	. 112
9	App	pendix A: NetSpeed Streaming Interface Protocol	.136
	9.1	NSIP Transmitter	. 136
	9.2	NSIP Receiver	. 139
	9.3	Credit Based Flow Control at TX and RX Interfaces	. 141
	9.4	Width Ratios and Conversion Summary	. 142
	9.5	Ordering Requirements	. 144
	9.6	NetSpeed Streaming Bridge Overview	. 144
	9.7	Adding Streaming Bridge and Traffic in NocStudio	. 146



9.8	Streaming Bridge Specification	147
9.9	QoS	148
9 10	Multicast	150



Figures

Figure 1. Bridge and Router Functions in the NoC	15
Figure 2. A 4x4 Homogeneous Grid or Mesh Interconnect	16
Figure 3 A 4x4 heterogeneous grid or mesh interconnect	17
Figure 4. Schematic Symbol of a NocStudio RTL-Library Router Component	19
Figure 5. Information Transport in the NoC	20
Figure 6. NoC Packet Organized in Two Different Flit Sizes	21
Figure 7. Merging and Dividing Flits with Various Channel Widths	22
Figure 8. Combinations of Flit Merging and Division at Router Ports	23
Figure 9. Multiple Clock Domains and Clock Crossings	24
Figure 10 In-Link Domain crossing structure	26
Figure 11. Clock Gating as Implemented in CFG NoC	27
Figure 12: NetSpeed Streaming Bridge functions	29
Figure 13. Simple Deadlock Graph with Two Resources	33
Figure 14. Simple Interconnect with Deadlock	33
Figure 15 - System Level Dependency Graph	35
Figure 16: System with 2 masters and one slave	41
Figure 17: Class/Priority mapping	41
Figure 18: Snapshot of Performance Simulation with same class, same priority	42
Figure 19:Snapshot of performance simulation with 2 classes, different priority	42
Figure 20:Snapshot of performance simulation with 2 classes, same priority	43
Figure 21: 3 master, 1 slave system	44
Figure 22: Performance results with ratios 3:2:1	45
Figure 23 - Token Count increases at specified rate. Packet transmit decrements count	49
Figure 24 - Token Bucket	50
Figure 25. Simple 4 hosts design in a 2x2 mesh topology	54
Figure 26. Design with 6 masters and 6 slaves	55



Figure 27 cluster grouping.	56
Figure 28 – NocStudio clock domain view	57
Figure 29. Pipeline stage naming for RTL grouping	57
Figure 30. RTL grouping for pipeline stages and ILDC	58
Figure 31 Logical View of Row 1	59
Figure 32 Mirrored Stamping or Horizontally Flipped	60
Figure 33 Logical View of Row 1	61
Figure 34 Logical View of Row 1	61
Figure 35. Regbus Master Bridge	64
Figure 36. Regbus Layer Communication	65
Figure 39: Register bus master bridge	68
Figure 40: Waveform showing read requests and responses at the register bus master into	
Figure 41: Waveform showing write requests and responses at the register bus master int	terface
Figure 42: Waveform showing ring slave read requests and responses (4B and 8B)	
Figure 43: Waveform showing ring slave write requests and responses (4B and 8B)	75
Figure 44: Timing of Single beat transactions at TX Bridge	138
Figure 45: Timing of Multi beat transactions at TX Bridge	139
Figure 46: Timing of Single beat transactions at RX Bridge	140
Figure 47: Timing of Multi beat transactions at RX Bridge	141
Figure 48: Credit based flow control at TX and RX interfaces of NSIP agents	141
Figure 49: Timing of Multi beat transaction with credit flow control at TX Bridge	142
Figure 50: Timing of Multi beat transaction with credit flow control at RX Bridge	142
Figure 51 Four TX interfaces (left) and four RX interface (right) that may and may not communicate with each other based on interface widths and single beat prop	143
Figure 52 Illustration of width conversion of data beats of a message in NSIP protocol fron narrow TX interface to a wide RX interface	
Figure 53 NetSpeed streaming bridge Interfaces to host port and to NoC	145



Figure 54 Illustration of a NoC with streaming host ports and traffic between them	146



Tables

Table 1 Host and NetSpeed Streaming Bridge Interface	30
Table 2 - Rate limiter Configuration Register	51
Table 3: Register attribute table	66
Table 4: Register bit attribute table	66
Table 5: Response table for NoC Register Accesses	66
Table 6: Response table for User Register Bus Accesses	67
Table 7: Register Bus Master Interface signals	68
Table 8: Register slave to host interface	72
Table 1 RTR_CG_CTRL register.	77
Table 2 RTR_CG_HYST_COUNT register.	77
Table 3 RTR_ERR_PARITY_MASK register.	78
Table 4 RTR_ERR_PARITY register.	80
Table 5 RTR_EVENT_INTERRUPT_MASK register	81
Table 6 RTR_EVENT_STATUS register	82
Table 7 RTR_ID register.	82
Table 8 RTR_IVC_EVENT_CONTROL register	83
Table 9 RTR_IVC_EVENT_COUNTER register	83
Table 10 RTR_IVC_STATUS register.	85
Table 11 RTR_OVC_EVENT_CONTROL register	86
Table 12 RTR_OVC_EVENT_COUNTER register	86
Table 13 RTR_OVC_STATUS register	88
Table 14 NOC_RX_CG_CTRL register	89
Table 15 NOC_RX_CG_HYST_COUNT register	89
Table 16 NOC_RX_ERR_PARITY_0 register	90
Table 17 NOC_RX_ERR_PARITY_1 register	91
Table 18 NOC RX ERR PARITY MASK 0 register	91



Table 19 NOC_RX_ERR_PARITY_MASK_1 register	92
Table 20 NOC_RX_EVENT_COUNTER0 register.	93
Table 21 NOC_RX_EVENT_COUNTER0_MASK register	93
Table 22 NOC_RX_EVENT_COUNTER1 register.	94
Table 23 NOC_RX_EVENT_COUNTER1_MASK register	95
Table 24 NOC_RX_EVENT_COUNTER_CTRL register.	96
Table 25 NOC_RX_EVENT_STATUS register.	97
Table 26 NOC_RX_FIFO_STATUS register	98
Table 27 NOC_RX_ID register.	98
Table 28 NOC_RX_INTERRUPT_MASK register.	99
Table 29 NOC_RX_UPSIZER_STATUS register	99
Table 30 NOC_TX_CG_CTRL register.	100
Table 31 NOC_TX_CG_HYST_COUNT register	100
Table 32 NOC_TX_DEST_DECODE_ERROR register.	101
Table 33 NOC_TX_ERR_PARITY register	102
Table 34 NOC_TX_ERR_PARITY_MASK register	103
Table 35 NOC_TX_EVENT_COUNTER0 register	104
Table 36 NOC_TX_EVENT_COUNTER0_MASK register	105
Table 37 NOC_TX_EVENT_COUNTER_CTRL register.	105
Table 38 NOC_TX_EVENT_STATUS register.	106
Table 39 NOC_TX_FIFO_STATUS register.	107
Table 40 NOC_TX_ID register	108
Table 41 NOC_TX_INTERRUPT_MASK register.	108
Table 42 NOC_TX_QOS_WEIGHT register.	109
Table 43 NOC_TX_UPSIZER_STATUS_0 register.	110
Table 44 NOC_TX_UPSIZER_STATUS_1 register.	111
Table 45 AXIM_AR_OVERRIDE register	112
Table 46 AXIM_ARADDR_ON_ERROR register	113



Table 47 AXIM_AUTOWAKE_POWER_DOMAIN register	113
Table 48 AXIM_AW_OVERRIDE register	114
Table 49 AXIM_AWADDR_ON_ERROR register	114
Table 50 AXIM_BRIDGE_ID register	115
Table 51 AXIM_CHECK_OUTSTANDING_REQ_TO_SLAVEID register	115
Table 52 AXIM_CLK_GATING_HYSTERESIS_COUNT register	116
Table 53 AXIM_CLK_GATING_OVERRIDE register	116
Table 54 AXIM_COUNT_FOR_LATENCY_0 register	117
Table 55 AXIM_COUNT_FOR_LATENCY_1 register	118
Table 56 AXIM_ERROR_INTERRUPT_MASK register	120
Table 57 AXIM_ERROR_INTERRUPT_STATUS register	122
Table 58 AXIM_EVENT_CAPTURE_ADDR register	122
Table 59 AXIM_EVENT_CAPTURE_ADDR_MASK register	123
Table 60 AXIM_EVENT_CAPTURE_COMMAND_0 register	124
Table 61 AXIM_EVENT_CAPTURE_COMMAND_1 register	125
Table 62 AXIM_EVENT_CAPTURE_COMMAND_MASK_0 register	126
Table 63 AXIM_EVENT_CAPTURE_COMMAND_MASK_1 register	127
Table 64 AXIM_EVENT_COUNTER_0 register	127
Table 65 AXIM_EVENT_COUNTER_1 register	128
Table 66AXIM_EVENT_STATUS register	129
Table 67 AXIM_INJECT_FLOPPARITY_ERROR register	130
Table 68 AXIM_LOG_FLOPPARITY_ERROR register	131
Table 69 AXIM_NOC_VERSION_ID register	131
Table 70 AXIM_RESPONSE_TIMEOUT_CONTROL register	132
Table 71 AXIM_RESPONSE_TIMEOUT_SLAVEID register	132
Table 72 AXIM_ERROR_INTERRUPT_SVRTY register	135
Table 81 NoC Streaming Bridge TX signals from Streaming Host port to NoC	137
Table 82 NoC Streaming Bridge RX signals from NoC to Streaming Host port	140





1 Introduction

1.1 CFG CRUX OVERVIEW

CFG Crux is a scalable, high-performance Network-on-chip (NoC) IP that is used for rapidly designing and analyzing highly efficient and scalable interconnects for a wide variety of SoCs. To quickly produce efficient, high-performance NoC IPs, Crux uses a requirements-driven design approach. Crux uses number of state-of-the-art algorithms to provide robust end-to-end QoS and application-level deadlock avoidance. The solution can scale from low- to medium-end SoCs with 10s of IP blocks to high-end SoCs with 100s of IP blocks and provides bandwidth scaling, optimal latency and clock frequencies of up to 3 GHz. Crux is built upon following the following fundamental design principles.

1.1.1 Requirements driven approach

Crux is configured and optimized using NocStudio - a NoC architecture exploration platform and interconnect synthesizer. NocStudio enables architects to design, configure and simulate CFG's NoC IP as well as evaluate multiple SoC architectures. The interconnect can be designed and customized based on system requirements such as bandwidth, latency, traffic profiles, as well as fine-grained requirements such as total and per-flow system bandwidth and chip layout.

1.1.2 Physically aware latency optimized design

Crux design is physically aware of the layout of the on-chip system components producing an interconnect topology that is customized for the SoC layout. Being physically aware ensures that wiring congestions does not occur late in the design cycle and appropriate number of buffers and pipeline stages are present at various fabric channels to enable smooth backend design. Latency sensitive traffic can use dedicated connections to reduce arbitration and congestions, and 16 levels of QoS are supported for fine-grained bandwidth allocation and prioritization. Based on the system traffic specification and SoC physical layout, NoC topology, fabric components, and their placements are automatically computed using machine-learning and graph theory algorithms to optimize the design for area and power.

1.2 CONFIGURABILITY OPTIONS

CFG Crux provides user configurability and flexibility across multiple design dimensions. In addition to providing flexibility of number of ports, interface widths, layout portioning, power and voltage partitioning, etc., significant configurability is also provided to the architect in defining the NoC topology as well as other system level characteristics.



2 FUNCTIONAL DESCRIPTION: SYSTEM INTERCONNECT

This section describes key system interconnect, NoC architecture concepts and features. Below figure illustrates the basic building blocks of the CFG System Interconnect architecture.




Figure 1. Bridge and Router Functions in the NoC

A bridge can connect a master of slave block to the NoC and perform the required operations to support the master and slave communication as per the protocol standards. A router can have four directional links, referred to as *north* (N), *south* (S), *east* (E), and *west* (W). It also can have up to four additional links to connect to up to four *host* (H, I, J, K). All eight links are identical and can be attached to bridges or to other routers.

2.1 NoC Topology

The CFG NoC is a heterogeneous mesh-based interconnect that uses router elements organized in a heterogeneous 2D-mesh topology interconnected using point-to-point links. Below figure illustrates a full 2D-mesh interconnect, with a router at each mesh cross point.






Figure 2. A 4x4 Homogeneous Grid or Mesh Interconnect

The grid has a specific number of routers on the X and Y axes. The number is determined by the size of the network, with 4x4 being the number used in the figure. A router is identified on the grid using its XY coordinate. Each router has four directional ports (N, S, E, and W). The router can transmit and receive messages on each port over the interconnect wires, forming a point-to-point link between the router and the one adjacent to the port. Each router has four additional ports (H, I, J, K) that act as standard host-port connections through which the router connects to the host port of a host block. Host blocks receive and/or transmit messages from/to the network through the host ports. Host blocks and host ports connected to router injection ports are also shown in the figure. The directional ports, if not connected to an adjacent router, can be connected to a host port.

Heterogeneous mesh interconnects can also be designed using NocStudio. An example of such a design is shown in the figure. In this example, the hosts are heterogeneous in size and shape and are interconnected using a customized mesh topology. The customized mesh can be viewed as a sparsely-populated full mesh created by selectively removing one or more routers and/or one or more links from a full mesh. Using the host block locations (XY coordinates), sizes, and shapes, NocStudio automatically instantiates the routers and links to provide the needed connectivity.






Figure 3 A 4x4 heterogeneous grid or mesh interconnect

In a heterogeneous mesh, a host block can connect to one or more ports of one or more adjacent routers to transmit and receive messages. A host can only connect to multiple ports if it spans multiple grid cells. In that case, it can connect to the available router ports in the cells it spans. Referring to the above figure, Host13 is 3x2 (X by Y) in size, spanning six grid cells. The figure shows it connected to 11 ports on 5 routers, as follows:

- The H & K and one directional port (east) on the left router.
- The H on the top-left router
- The H & I port and one directional port(south) on the top middle router
- The I port of the top right router
- The I & J port and one directional port(west) on the right router

Notice that the six grid cells have two cross points inside the 3x2 host. Because links cannot go over a host, routers that might exist at the cross points cannot connect to other routers. Therefore, no routers are instantiated at the cross points. Because the cross-point routers are missing, the directional ports of adjacent routers are available for host-port connection. Each host port or bridge within the NoC has a unique identifier (ID) called the *bridge ID* that is used for routing messages.



2.1.1 Multiple Physical and Virtual Networks

The NoC can contain up to eight (in 7-series version of the IP) physical mesh networks, or layers, for increased bandwidth and traffic isolation. Each physical layer operates in parallel, independent of the others. Up to four virtual networks can exist on each physical network, wherein different messages can be transmitted over different virtual networks. To implement virtual networks, every physical link in the physical mesh network has up to four virtual channels (VC). Virtual channels provide logical links over the physical channels connecting two routers ports. Each VC has an independently-allocated and flow-controlled flit buffer in the router nodes. In any given clock cycle, only one VC can transmit data on its physical channel.

The virtual network carrying a message is determined by NocStudio during the traffic mapping time (invoked with the map/map_opt commands) based on the priority and QoS requirements of traffic flows, and on the deadlock-avoidance requirements. Thereafter, all bridges are programmed so that messages are injected on the correct virtual and physical networks based on their QoS and destination information.

2.1.2 Routing Choices in a Heterogeneous Topology

In a mesh NoC, shortest-path dimension-ordered routing is commonly used. In this routing, packets are routed along routers in one mesh dimension until they reach a router whose first-dimension coordinate matches the coordinate of the destination router. Then, the packet is turned in the second dimension toward the destination and continues until it reaches that destination. For example, in a 2D mesh, packets can first travel along the X dimension, and then along the Y dimension, creating an XY route. Routing can also be done via an YX route, i.e., travelling the Y dimension first. It is also possible for packets to take a staircase route with more than one turn. A staircase route has the same number of hops as an XY or YX route but requires more elaborate route information to be carried with the packets.

NoC allows routes to have up to sixteen turns; it is expected that, in most topologies, four turns will be sufficient to provide the needed connectivity and hence is the default in NocStudio. User can change this default to up to sixteen turns based on which, route information is encoded. NocStudio determines routes between sources and destinations and stores them in the transmitter bridges. By default, NocStudio gives preference to XY route, then to YX route; if neither of these routes is available NocStudio will use the shortest route available while honoring the set number of turns. Default routes may be modified with "set_route" command.

2.2 ROUTERS

Below figure shows the schematic symbol of a router component in the NocStudio RTL library. The CFG NoC uses 8-port routers. Four directional ports connect to the four adjacent neighboring routers and 4 additional ports connects to host ports using protocol specific bridges. Each router



port may be bidirectional and uses flits to exchange message packets over the NoC. To generate RTL, NocStudio instantiates routers and link components based on the topological structure of the architected NoC. Routers employ several micro-architectural optimizations to minimize the effects of HOL blocking and provide high switching throughput. Internal paths, buffering, routing logic, QoS logic, arbitration and channel allocation logic, etc. are tuned and optimized for high-frequency operation and low latency. Support for various NocStudio features is closely integrated into the router. The Router component is also highly configurable to allow NocStudio to optimize each router in the network for best area, power and performance. Each router utilizes one clock cycle for internal processing logic. External link traversal can be optionally allocated an additional cycle or combined with the internal processing cycle based on operating frequency and latency requirements. Optional pipelining can also be deployed on longer links. A user interacts with NocStudio to individually optimize various sections of the generated NoC for physical design requirements.




Figure 4. Schematic Symbol of a NocStudio RTL-Library Router Component

2.3 Information Transport in the NoC

A bridge maps transaction messages issued from host port interfaces to NoC layers and VCs. The bridge also does the route computation, enforces QoS (fixed priority and weights), and packetizes data for transport over the NoC. Packetized data is sent by routers to the receiving bridge, which unpacks the data and translates it back to the host protocol. A request and response paths are shown in the figure.






Figure 5. Information Transport in the NoC

2.3.1 Packetization

To transmit data between host ports and router injection/ejection ports, host transmit-data signals must be packetized and converted into a NoC-specific packet format. The bridge component converts the host output signals into NoC packets for transmission, and it converts packets received from the NoC routers back to the host input signals for delivery. With bridges between the host port and the router injection/ejection ports, a variety of hosts can be supported and connected using the same NoC.

All communication between router ports in the NoC is done using messages in the form of standard packets. NocStudio determines the route between source-host and destination-host port pairs based on several factors, such as the load on various links along the paths, message QoS, topology, etc. Every packet injected into the NoC by a bridge carries information about its destination host port and the route it should take. As a packet travels within the NoC, the routers use this information to send the packet to the next router until it reaches the destination router. The destination router delivers the packet to the bridge connected to the destination-host port.

Packets are composed of one or more flits. A single flit is transmitted or received at once (in one cycle) between various routers ports. The first packet flit is marked as start-of-packet (SOP) and the last flit is marked as end-of-packet (EOP).

2.3.2 Arbitration

When an SOP is received at a router port, it participates in arbitration to allocate the output VC (this corresponds to the buffer allocated for the VC in the next downstream router). When the SOP wins arbitration, the output VC is allocated to the packet, and all subsequent packet flits use the same VC. The VC cannot be used by another packet until the EOP flit arrives, freeing the VC for use by another packet. When an output VC is allocated to a packet at an input VC, it must arbitrate for the output port. This is because multiple VCs can exist on the output port allocated to multiple packets at the input. This second arbitration occurs for every router output port. All



packets at router input ports that have a VC allocated on the output port participate. The winning packet sends its flit in the same cycle. Thus, multiple VCs at a port can be interleaved. However, multiple packets are never interleaved within a single VC.

2.3.3 NoC Channel Width and Heterogeneity

Flits are carried in NoC router channels, which are restricted to certain widths. Each flit carries overhead, and the number of flit payload bits varies with the flit size. Unless a flit is an EOP flit, the number of payload bits is restricted to a power-of-two multiple of cell_size. That value is fixed in NocStudio for the entire NoC project (the NoC project cell_size can be modified with the mesh_prop command). EOP flits can contain any integer multiple of the cell_size payload bits. The value of cell_size must be selected based on the host-port signal properties to maximize the packing efficiency of the bridges. The figure illustrates a packet that is organized as two large flits or four small flits.




Figure 6. NoC Packet Organized in Two Different Flit Sizes

As packets traverse NoC channels of different widths, multiple flits can be combined into a flit with a larger payload, or a large flit can be sub-divided into multiple flits with smaller payloads. When flits are combined or divided, overhead bits are unchanged except for bits that identify a flit as EOP or SOP. For example, when flits in a two-flit packet (first flit is SOP and second is EOP) are combined, the resulting flit is marked as both SOP and EOP. Because a non-EOP flit is restricted to a power-of-two multiple of cell_size, only a power-of-two multiple of flits can be combined to form a large flit (unless an EOP is present). Similarly, a large non-EOP flit can only be sub-divided into a power-of-two number of small flits.



The NoC channel and buffer widths are sized to the message overhead bits and a power-of-two multiple of the cell_size. Flits adapt to the channel widths as they travel from one channel to another—either the flit payload is sub-divided into multiple flits, or multiple flit payloads are merged into a larger flit. When a bridge injects flits at the router injection port, the bridge must adjust the transmitted flit payload size to match the injection-port channel width. When flits are ejected from a router port to the bridge, the flit size is adjusted to match the router ejection-channel width. To achieve high clock rates, the NoC restricts the global flit-size conversion ratio between 1:16. Locally, within a bridge the conversion ratio is 1:16, and within a router it is 1:4. During traffic mapping and channel sizing, NocStudio ensures that channels are sized to meet this restriction.

Even if the NoC channels are sized at power-of-two multiples of **cell_size**, non-power-of-two flits can be combined if an EOP flits is in the set of flits being combined. The resulting EOP flit can contain a non-power-of-two multiple of flits. When an EOP flit moves from a wider channel to narrower channel it gets divided into the correct number of smaller flits. Figure illustrates merging and dividing flits under various channel-width scenarios.




Figure 7. Merging and Dividing Flits with Various Channel Widths






Figure 8. Combinations of Flit Merging and Division at Router Ports

2.3.4 Determining NoC Channel Widths

NocStudio sizes NoC channels based on host-port data widths, the number of packet flits that traverse a channel, and the channel bandwidth requirement from all traffic flows sharing the channel.

The widths of router port channels connected to bridge interfaces are determined using bridge interface data. The number of bits an interface transmits or receives per cycle is rounded to an integer multiple of cell_size, and the channel is sized at this value. Single-beat messages (transmitted over the interface in a single cycle) are translated into a single flit packet. Multi-beat messages are translated into a multi-flit packets. Channels carrying multi-flit packets are rounded up to the nearest power-of-two multiple of cell_size. This is because two or four packet flits can be merged into a larger flit, or a large flit can be divided into multiple flits. Thus, all router port channels carrying single-flit packets are integer multiples of cell_size wide, and router port channels carrying multi-flit packets are power-of-two multiples of cell_size wide.

A similar convention is used for router directional channels, with the exception that a variety of messages can traverse the channels between various interfaces. Thus, all transaction messages and the corresponding packets are examined. If all packets are single-flit packets, the width can be an integer multiple of cell_size. If any packet is multi-beat, the width is rounded to nearest power-of-two multiple of cell_size. The channel widths can be increased during NoC optimizations using the bandwidth requirements and flit size distributions.

For more information on channel optimizations, refer to the tune_links and analyze_links commands. Refer to the VC Mapper section for a step-by-step detailed channel-width assignment process. A global setting—max_channel_width—restricts the NoC channel widths, and it can be viewed or modified with the mesh_prop command.



2.4 CLOCKING

2.4.1 Clock Domains and Clock Crossing

Figure shows a NocStudio *clock-domain view*. The panel on the left shows a primary NoC layer and the panel on the right shows the Regbus layer. At bottom right is a legend showing this design's four clock domains. Host and bridge clock domains can be specified in NocStudio. Designers can also select an area of the chip in NocStudio and assign a clock domain to that area. The hosts in dark blue and the bottom left portion of the chip have been assigned the *other* clock domain. In the bottom right is an *apbbr* clock domain at 200 Mhz.




Figure 9. Multiple Clock Domains and Clock Crossings

The Regbus clock domain is fixed and asynchronous with the primary-layer clock domains. Therefore, all Regbus elements on the right panel are shown in the Regbus clock domain.

On the left panel displaying the primary layer, the routers in the *other* and *apbbr* clock domains use same clock. NocStudio assigns the specified clock domain to those routers and computes the link bandwidths and utilization with the specified domain frequency. The NocStudio performance simulator also uses domain frequency to dynamically model the transport and queuing in different NoC clock domains.

Bridge and host clock boundaries must be specified by the user and can be synchronous or asynchronous. NoC fabric clock boundaries are determined by NocStudio using the constraints in the clock-domain area specification supplied by the user. When crossing a clock-domain



boundary between routers #20 and #21 in below figure, an asynchronous boundary is inserted at the router inputs.

Clock crossing between hosts and the NoC happen within a bridge. A list of clock crossing exists is generated by NocStudio in the NoC Reference Manual. There are different kinds of clock crossings. The "async" clock crossing refers to an asynchronous clock, where the frequency and phase of the clocks have no necessary relationship.

The "ratio_slow" and "ratio_fast" are phase-aligned synchronous clock crossers with an N:1 or 1:N ratio. "ratio_slow" refers to a clock crosser where the host is running slower than the NoC. The "ratio_fast" refers to a clock crosser where the host is running faster than the NoC. The synchronous clocks crossers require a frequency as well as a phase relationship. To achieve phase alignment, it is expected that the source of the ratio clocks will be the same. This structure works regardless of whether the source clock is faster, slower, or equal to the destination clock. The only requirement is that transfers happen only on a known shared rising edge. An external enable signal must be provided that indicates the cycle before the shared rising edge. This signal will be used to allow a transfer from the source clock domain to the destination clock domain.

Regbus clocks the ring at the primary-layer frequency used at the node, and the clock boundary between the ring and the Regbus frequency is implemented at the RingMaster. All primary layer NoC elements at a node use the same clock frequency, although they might have a clock boundary at their interfaces.

2.4.2 In-Link Domain crossing (ILDC)

Any router-router or router-bridge link of the NoC can be configured to enable asynchronous clock domain crossing. This is an alternative to performing asynchronous clock domain crossing within router or bridge input VC buffers. ILDC partitions the NoC link into two independent domains with separate design hierarchies. Position of this structure on the link can be specified through NocStudio. The figure below shows that the structure is virtual channel aware and comprises of WR and RD partitions, which can be included into different module groups according to domains.






Figure 10 In-Link Domain crossing structure

2.4.2.1 Automated domain crossers

In earlier releases of NocStudio, routers containing one or more async ports were not skipped during mapping. It is now possible to skip the routers which have async ports, and instead have Domain Crossers be present across the async link. This is done through the *prop_default keep_routers_for_async*, which is set to "yes" by default, meaning that async routers are not skipped. When this prop is turned "no", the async routers are skipped and instead, there are Domain Crossers added on the async links, under appropriate conditions.

For an asynchronous link, the Domain Crossers are added automatically in four cases:

- i. When the keep_routers_for_async is set to "no" and the length of the link is more than 1000 um.
- ii. If the port is present on a router of an ecc or parity enabled layer
- iii. If the link is across two different RTL groups
- iv. If the link crosses voltage domains.

2.4.3 Clock Gating

NocStudio and the generated RTL supports clock gating of NoC elements such as bridges, routers, and pipeline flops. There are two types of clock gating supported:

- 1. **Coarse-grained clock gating:** This is done at the NoC-element level based on its activity.
- 2. **Fine-grained clock gating:** This is done at the flop level within a NoC element.

Each NoC element has a clock input pin that connects to the element's clock-distribution root. The synthesis tool does fine-grain clock gating by exploiting logic-level opportunities to insert local clock gating at the flop level. Coarse-grain clock gating is enabled using the NocStudio property:



mesh_prop coarse_clock_gating_enabled yes

By default, this property is set to **no**.

Below figure shows CFG NoC clock gating.




Figure 11. Clock Gating as Implemented in CFG NoC

2.4.3.1 Coarse-Grained Clock Gating

Applying coarse-grained clock gating to NoC elements saves power when those elements are idle for a period of time. This differs from fine-grained clock gating (usually done during logic synthesis) which controls clock gating on a cycle-by-cycle basis. Coarse-grained clock gating shuts off entire clock tree branches within a NoC element, saving power in ungated flops and in the clock network itself. Coarse-grained clock gating can be applied to the following elements:

- Routers
- AXI Bridges
- Pipeline stages inserted by NocStudio
- Regbus routers



Coarse-grained clock gating shuts off NoC elements under the following conditions:

- There are no transactions buffered or being processed internally, and all credits have been returned from the neighboring blocks.
- There are no transactions buffered and none inbound to the NoC element from a neighboring block.
- The inactivity described above has persisted for the programmed number of cycles.

A clock-gated NoC element awakes from its clock-gated state when a flit bound for the element is detected at a neighboring element. Because NoC elements can have registered or unregistered outputs, their internal pipelines differ and therefore have a different wake latency. An extra latency cycle can be incurred each time a NoC element wakes.

NoC bridges have a common counter that generates heart beat pulses at a programmable interval. These pulses are synchronized to different clock gating domains in the bridge. Within a bridge CG domain, four consecutive heartbeat pulses is used as the interval over which inactivity will initiate coarse clock gating of the domain. Similarly, NoC routers have a hysteresis counter value that determines the number of inactive cycles needed for a router to clock-gate itself. These intervals should be set high enough such that a few cycles of expected inactivity do not send the element into a clock-gated state, increasing the average path latency by forcing most packets to wake the element. Default value of hysteresis/hear-beat counters is 100 cycles; this default value can be configured through NocStudio properties. Further, the count values are programmable registers in the NoC elements and can be updated through regbus writes. Coarse-grained clock gating is managed by hardware, but in each NoC element, a programmable override register is provided to disable this feature.



3 FUNCTIONAL DESCRIPTION: STREAMING PROTOCOL

A bridge can connect a master or slave block to the NoC and perform the required operations to support the master and slave communication as per the NSIP protocol standards.

3.1 Bridging from Host to NoC

A host may have multiple Streaming ports through which it can transmit and receive data to/from the NoC. A bridge component converts a host port's messaging protocol into a packetized protocol for NoC. Bridges are automatically instantiated by NocStudio based on the protocol specified for host port in NocStudio. There is one bridge per host port; the bridge connects the host port to routers at the grid points. Multiple routers may exist at a grid point of the mesh, one router for each NoC layer, in which case the bridge will connect the host port to each router.

Bridge parameters and properties are assigned by NocStudio based on the high-level specification of traffic and hosts. Some bridge properties are made visible to the user; these properties can be directly modified with "host prop" and "bridge_prop" commands in the NocStudio. Please refer to these commands for the list of user-modifiable bridge parameters. Bridges are designed and optimized for low-latency and high-frequency operation. Address lookup, route information encoding, QoS, protocol-related conversions and processing, etc. are all tuned and configured through NocStudio based on optimizations or user specification.

3.1.1 NetSpeed Streaming Bridge

The Streaming Bridge maps the transaction messages issued from host port interfaces to NoC layers and VCs. The bridge also performs the route computation, enforces QoS (fixed priority and weights), and performs the flow control and arbitration.




Figure 12: NetSpeed Streaming Bridge functions

Intel Confidential

29



The NetSpeed streaming protocol bridge provides a relatively simple interface to the host ports and performs simple packetization of host port data into NoC packets.

Streaming hosts using the streaming bridges to communicate with each other can use up to four interfaces allowed by the bridge. The interfaces are named a, b, c and d. Whether an interface is bidirectional or not, depends on the traffic specification, i.e. if a traffic transaction message only leaves (arrives at) an interface, then the interface becomes an output-only (input-only), otherwise it remains bidirectional. The width of each direction of an interface is configurable in terms of power-of-two multiples of cell_size, and can be viewed and modified using the **bridge_prop** command.

A streaming host's interface may communicate with any other streaming host's interface. Each injected transaction message must have a destination bridge id (globally unique identifier) and interface id. Note that two interfaces with different width can communicate with each other. For streaming host ports, each transaction message hop must be explicitly specified using **add_traffic**. The dependencies between different transaction hop messages are inferred from **add_traffic** and they can also be specified explicitly with the **add_dep** command. An interface may transmit or receive traffic of multiple priorities and weights, properties indicated in the transaction using the 4-bit QoS signal.

The signals at the host port side of a NetSpeed streaming bridge are listed below; the direction is with respect to the host port.

Table 1 Host and NetSpeed Streaming Bridge Interface

Signal Name	Dir		Description
Ingress interface to NoC from Ho	ost		
destination bridge id	OUT	8-bit	Destination bridge id (its globally unique identifier) for this message
interface id	OUT	2-bit	Destination host port's interface id for this message
data beat valid	OUT	1-bit	data valid
start of transaction message	OUT	1-bit	start of message
end of transaction message	OUT	1-bit	end of message
quality of service attribute of the message	OUT	4-bit	QoS of the message



data beat	OUT	EGRESS_WI DTH_*-bit	Data
credit increment return	IN	1-bit	credit increment feedback
Egress interface from NoC to Ho	st		
data beat valid	IN	1-bit	data valid
start of transaction message	IN	1-bit	start of message
end of transaction message	IN	1-bit	end of message
data beat	IN	INGRESS_ WIDTH_*- bit	Data
credit increment return	OUT	1-bit	credit increment feedback

Here * can be replaced with a, b, c or d for the four host port interfaces

Each transaction injected at an interface forms a single NoC packet.



4 DEADLOCK AVOIDANCE

Applications running on modern day heterogeneous SoCs can generate complex intercommunication messages between the various IP blocks. Such complex, concurrent, multi-hop communication between various cores can result in deadlock situations on the interconnect. Deadlock occurs in a network when messages are unable to make progress to their destination because they are waiting on one another to free up resources, usually buffers and channels. Deadlocks due to blocked buffers can quickly spread over the entire network, paralyzing further operation of the system. Deadlocks can occur both at the network level as well as the protocol level.

NOTE: If NocStudio detects a protocol deadlock that cannot be solved, it notifies the user of the deadlock and the primary cause so architects can fix it by changing their protocol. Finally, NocStudio generates a comprehensive system dependency graph as well so that architects can crosscheck and ensure that there are no deadlocks.

CFG IP is constructed to be deadlock free. It uses graph theory-based approach and formal techniques to ensure that there are no cycles in the entire message dependency chain of the system. Since there are no cycles, there cannot be a deadlock. To achieve this, NocStudio captures the inter-dependencies between various messages and interfaces in the system using a simple specification system. NocStudio then augments it with additional dependency information interpreted from the protocol definition and inferred from system traffic information. The combined dependency specification is used to ensure full deadlock avoidance – both at the network-level and the protocol-level.

4.1 QUICK PRIMER ON DEADLOCKS


A deadlock is a forward-progress issue. A deadlock occurs when two or more operations cannot complete because they are waiting for completion of one of the other operations. Because each operation is waiting for one of the others, none can make progress. The system is deadlocked.

Deadlocks occur when operations need multiple resources to complete, and the different operations acquire those resources in a contradictory order. For example, if operation A and operation B need both resource X and resource Y to complete, they can deadlock if operation A acquires resource X while operation B acquires resource Y. Each operation has half the resources needed to complete, but cannot acquire the remaining resource until the other operation releases it. However, the other operation won't release the needed resource it until it has acquired both resources.



This deadlock situation can be represented in graphical form showing the resources X and Y and connecting them through dependencies created by the operations. If resource X was acquired by operation A, it cannot be released again until operation A acquires resource Y. There is a dependency between X and Y because of operation A. Similarly, operation B creates a dependency between Y and X. Figure 13 shows the resources and dependencies for this example.

Operation A needs Resource Y before releasing Resource X



Operation B needs Resource X before releasing Resource Y

Figure 13. Simple Deadlock Graph with Two Resources

Figure 13 shows a deadlock is possible because of the dependencies' circular nature. Each first resource can require the second resource be acquired before the first can be released. But the second resource can be acquired by another operation that requires the first be released. The circular nature of these dependencies results in a deadlock.

The interconnect resources are the various buffers or FIFO entries. Packets move from one resource to another in the network, requiring the buffer ahead of it to be available before it can move forward and free up the prior buffer. Deadlocks can occur if the dependencies create a loop.

Figure 14 shows a simple system where two hosts (agents) can issue read requests to the other and receive responses. In this system, the interconnect uses a common buffer pool for all traffic moving in the same direction. Reads or read responses moving from Agent 1 to Agent 0 share the same buffers.




Figure 14. Simple Interconnect with Deadlock



Deadlock can occur where the red arrows indicate a dependency. Here, the dependency is that read requests can complete only when they can issue a read response in the other direction. A deadlock occurs if buffers in both directions are full of read requests and there is no way to send read responses.

4.2 Constructing Deadlock-Free Interconnects

CFG IP achieves full deadlock detection and resolution by partitioning complex protocol transactions into the simpler sub-flows from one endpoint to the next. The subflows are heuristically mapped to virtual channels in a way that the number of global virtual networks remains small. Mapping sub-flows independently decouples the virtual channels used for various regions of a single flow and increases the availability of virtual channels by decreasing the scope of a virtual channel mapping. This strategy is effective even if the total number of virtual channels used globally is fairly small. The deadlock in Figure 14 can be avoided by having separate resources for the read and read-response packets. In that case, read responses can drain, allowing reads to make progress. Adding a virtual channel to the network creates an alternative read-response path through the network.

The order in which sub-flows are processed and mapped to virtual networks is of paramount importance too. Machine learning algorithms are used to automatically learn the correct processing order and converge to an optimal solution quickly. In addition to network level deadlocks, protocol level deadlocks may exist. Protocol deadlocks arise when there is cyclic dependency in the way packets are generated and consumed by the endpoints of the NoC. To detect protocol deadlocks, properties of all system components in terms of how they produce and consume network packets and these packets are inter-related to each other are required. To address this problem, CFG IP uses a simple yet flexible and powerful formal language to capture the deadlock relevant properties of various system components and uses this information to identify and isolate protocol deadlocks. Subsequently this information is also used to construct the network level deadlock-free NoC.

For NocStudio to avoid system deadlocks, it must have accurate information about the dependencies between the traffic flows. If some dependencies are not described or are described incorrectly, the resulting NoC will be incompatible with the hosts connected to it. This will likely cause a system deadlock. In Figure 14, NocStudio must be alerted to the dependency between the host read traffic and the read-response traffic sent in the other direction. NocStudio analyzes the traffic flows and resource dependencies and creates additional virtual channels as required to avoid deadlocks. As shown in Figure 15, NocStudio also generates a comprehensive system



dependency graph as well so that architects can crosscheck and ensure that there are no deadlocks.




Figure 15 - System Level Dependency Graph

4.3 Protection against Slave dependency behavior

CFG has support for specific slaves that exhibit a dependency between their read and write responses. Specifically, some slaves send write responses in the middle of a multibeat read data response, with the expectation that write response cannot be blocked, and pauses sending the



read data until then. This introduces dependency between the channels, and CFG has added support to automatically size the write responses FIFOs to avoid this. This is done by adding a configurable property to the slave bridge, which the user can enabled based on their slave behavior.



5 QUALITY OF SERVICE SUPPORT

Quality of Service (QoS) is a wide-reaching concept that refers to all techniques used within a network to provide control of the arbitration choices in order to satisfy various performance goals. QoS can be used to provide minimum bandwidth guarantees, or maximum latency guarantees. It can be used to divide memory bandwidth according to the important of the agents requesting it. It can be used to prioritize some traffic over others, and to change this prioritization dynamically or through configuration.

QoS ultimately controls the arbitration decisions of the network, coordinating them in order to achieve system level performance goals. This is particularly challenging in a distributed network where many arbitration decisions happen, but a coordinated effect is desired.

QoS is a system level function. The SoC architect must determine the QoS goals of the system and ensure that the system architecture satisfies those goals. This means making globally coordinated choices based on an SoC's requirements.

Individual agents cannot be relied upon to make globally coordinated decisions. For example, the AMBA QOS bits that get transferred with a request are generated by the agent, which doesn't comprehend the system requirements or relative agent priority. In a congested system, each agent may increase the QOS value to indicate they want more bandwidth or lower latency, but this quickly devolves to a situation where every agent demands to be highest priority. The most aggressive agents would demand highest priority first, even if this adversely affects the overall system.

To globally coordinate the system, the architect must specify the relative priority of the traffic flows, the expected allocate of memory bandwidth, and other key system level QoS requirements. The network must then enforce those requirements using the QoS intent and the dynamic conditions within the interconnect to make coordinate decisions.

CFG IP provides a toolbox of global QoS features that provide end-to-end control of the arbitration decisions.

- Traffic classes for traffic isolation
- Strict priority-based allocation
- Weighted bandwidth allocation
- Dynamic priority support
- Rate-limiter functions



5.1 Traffic Classes

One of the primary features of CFG QoS is the concept of traffic classes. A traffic class is a category of traffic flows that have similar qualities in the system. Different traffic classes have different requirements in the system.

Traffic classes provide traffic isolation in a system. Each traffic class is guaranteed to use separate virtual or physical resources. This prevents head-of-line blocking in the system. If one traffic class is stalled, it won't prevent other traffic classes from continuing.

One common use for traffic classes is to place traffic to very slow devices into a separate virtual channel. If a device takes microseconds to return a response, it could potentially stall requests to lower latency devices, such as memory. By isolating the traffic to use different resources, the slow devices won't stall the faster device, boosting overall performance in the system.

Traffic classes may also be used by different master agents, to allow one set of traffic to bypass the other in the network. This is described below in the Strict Priority section.

In CFG IP, a traffic class can be defined through the traffic specification. Each transaction specified by command add_traffic/add_traffic_b contains a 4-bit Class value (0-15). A master can send some traffic in one traffic class, and other traffic in another. Similarly, a slave may receive traffic from two or more traffic classes.

Since traffic classes use separate physical resources, the use of traffic classes should be carefully controlled to keep total NoC area optimized.

5.1.1 Specifying Traffic Class in NocStudio

In NocStudio, a traffic class can be assigned using the add_traffic or add_traffic_b command. The following shows an example where a traffic flow is created using class 2.

add_traffic class 2 rates 1 1 m2/m ar s/s

Each traffic command can specify a traffic class. The add_traffic_b command syntax would look like this:

add_traffic_b class 3 m0/mprt.ar bw 1 s0/sprt.ar

In the add_traffic_b command, this is actually defining a two-hop traffic flow. It sends a read request from the m0 master port to the s0 slave port, and it implies a read response in the other direction. The class is specified before the traffic hops are, which means it applies to both hops.

If no traffic class is specified, class 0 will be used by default.



39

5.1.2 Different Traffic Class for Request and Response

In many cases, it may make sense to have requests and responses have different traffic classes. Traffic flows to memory, for instance, may want to have different traffic classes for the different requests. This is particularly true when different priorities are used for the traffic classes. You may want one set of requests to be able to bypass another.

The response path may not need separate traffic classes. If a low priority response is stuck leaving the memory controller, it can block high priority responses as well. It will often make sense to have these responses share a single traffic class.

This can also significantly reduce area within a NoC. Traffic classes require separate virtual or physical channels, which requires more storage and possibly more links. While this may be useful for traffic going to memory, the expense of the response path may be unnecessary. And since data paths are often wider than request paths, this can be a significant area impact.

NocStudio allows each hop of a traffic flow to indicate a separate traffic class. In the following example, a request uses class 1 while the response uses class 2.

add_traffic_b m0/mprt.ar bw 1 class 1 s0/sprt.ar/sprt.r class 2 m0/mprt.r

Note that the class is specified within the details of each hop. If a class isn't specified, it will use the default the whole command. That default is specified by indicating the class outside of the hop information.

add_traffic_b class 3 m0/mprt.ar bw 1 class 1 s0/sprt.ar

In the example above, class 3 is specified as the default class for the transaction. Since only the first hop is specified in the transaction, and it has class 1 specified, the request will use class 1 while the response will use class 3. If no default class is specified for the command, the default is class 0.

5.1.3 Mapping AMBA QoS Values

In some rare cases, an architect may generate two classes of traffic between a master and a slave for the same kind of traffic. A master may send reads as either class 1 or class 2, as an example. When this is needed, the decision of which class to use for a traffic flow will be controlled by the AMBA QoS bits. A mapping function can be created to map the AMBA QoS bits to traffic class.

The mapping between AMBA QoS and NoC traffic class can be specified by add_traffic/add_traffic_b commands.

The first command shown below maps the AMBA QoS value of 0, 1, 2, 3 to NoC Class 4. If no other QoS values are specified for this master and slave interface pair, any other AMBA QoS value also maps to a NoC QoS value of 4. The second command maps a different set of AMBA QoS



values to a NoC Class 3. This gives the master the ability to send traffic through two different classes to the same destination. However, to guarantee ordering at the point of QoS transition, traffic is serialized between the two different class streams. This is not intended for fine-grain selection of traffic class.

```
add_traffic amba_qos {0 1 2 3} class 4 rates 0.1 0.2 profile 1 m1/m0.ar <-1 -1 1> s1/s0.ar add_traffic amba_qos {4 5 6 7} class 3 rates 0.1 0.2 profile 1 m1/m0.ar <-1 -1 1> s1/s0.ar
```

If no amba_qos mapping is specified, all AMBA QoS values use the default NoC class value for that interface channel.

5.2 STRICT PRIORITY BASED ALLOCATION

Since QoS deals with different kinds of traffic, one of the strongest traffic controls is the prioritization of the traffic. Each traffic class can be assigned a global system priority (with 4 priority levels).

The prioritization happens between traffic classes to avoid the head-of-line blocking problem that occurs when they share resources. The problem is that when a high priority request arrives behind a lower priority request, it would get stalled behind the lower priority request. Even if the network raised the priority of the requests ahead of it, it would still require draining all low priority requests ahead of it, significantly impacting the prioritization goal.

Strict priority is implemented in the NoC using priority-based arbitration at each router and bridge so that higher priority packets always win arbitration. If two virtual channels are arbitrating for the same physical link, the high priority request will win, allowing high priority traffic to move quickly through the network.

One use of strict priority is to allow requests from different masters to the same slave to have different priorities. Requests with real-time requirement can use a high priority traffic class to move around lower priority traffic flows. Systems may include multiple priority levels for traffic going to memory.

Strict priority is a powerful feature but needs to be used cautiously. A higher priority channel can starve a lower priority channel.



5.2.1 How to Define the Priority

There is a one-to-one mapping between NoC Class id and its priority. By default, the 2 LSB of Class id is used as its priority. If a different mapping is desired, users may use the command <code>class_pri_map</code> to do this.

5.2.2 Examples

Here are some examples on strict priority-based allocation.

All examples are based on the same design with 2 masters and 1 slave.




Figure 16: System with 2 masters and one slave

The relationship between priorities and various Class id can be reported through command "class_pri_map".

```
$ class_pri_map
Class
       0, priority (0,-)
Class 1, priority (1,-)
Class 2, priority (2,-
Class 3, priority (3,
Class 4, priority (0,
Class 5, priority (1,
Class
       6, priority
Class
      7, priority
Class 8, priority
Class
       9, priority (1,
Class
      10, priority (2,
      11, priority
Class
      12, priority (0,
Class
Class 13, priority (1,
Class
      14, priority (2,
Class
      15, priority (3,-
```

Figure 17: Class/Priority mapping

Example #1



Let us define traffics from both masters to have the same Class (thus, same priority). This can be done as follows:

```
add_traffic class 0 rates 1 1 m2/m ar s/s add_traffic class 0 rates 1 1 m1/m ar s/s
```

During arbitration, they will each take turns to pass. This can be validated through PerfSim (Performance-Simulator) within NocStudio that loading (Load%) of m1/m.ar.out and m2/m.ar.out are both 50%.

Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%	Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%
m1/m.ack.out	0	0	1000	-	-	-	-	m2/m.r.in	5000	64	1000	50.00%	4	100.00%	50.00%
m1/m.ar.out	5000	0	1000	50.00%	-	100.00%	50.00%	m2/m.wu.out	0	64	1000	-	-	-	-
m1/m.aww.out	0	64	1000	-	-	-	-	s/s.ar.in	10000	0	1000	100.00%	-	200.00%	50.00%
m1/m.b.in	0	0	1000	-	-	-	-	s/s.aww.in	0	64	1000	-	-	-	-
m1/m.r.in	5000	64	1000	50.00%	4	100.00%	50.00%	s/s.b.out	0	0	1000	-	-	-	-
m1/m.wu.out	0	64	1000	-	-	-	-	s/s.r.out	10000	64	1000	100.00%	8	200.00%	50.00%
m2/m.ack.out	0	0	1000	-	-	-	-								
m2/m.ar.out	5000	0	1000	50.00%	-	100.00%	50.00%								
m2/m.aww.out	0	64	1000	-	-	-	-								
m2/m.b.in	0	0	1000	-	-	-	-								

Figure 18: Snapshot of Performance Simulation with same class, same priority

Example #2

Let us define traffics from m2 to have a higher priority than that of m1 by assigning different Class to the traffics. With different Class, traffics will be traveled on different virtual channels. This can be done as follows:

```
add_traffic class 1 rates 1 1 m2/m ar s/s add_traffic class 0 rates 1 1 m1/m ar s/s
```

During arbitration, traffics from m2 will have higher priority than traffics from m1. This can be validated through PerfSim within NocStudio that loading (Load%) of m2/m.ar.out is 100%; whereas, loading of m1/m.ar.out is 0.

Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%	Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%
m1/m.ack.out	0	0	1000	-	-	-	-	m2/m.r.in	10000	64	1000	100.00%	8	100.00%	100.00%
m1/m.ar.out	0	0	1000	-	-	-	-	m2/m.wu.out	0	64	1000	-	-	-	-
m1/m.aww.out	0	64	1000	-	-	-	-	s/s.ar.in	10000	0	1000	100.00%	-	200.00%	50.00%
m1/m.b.in	0	0	1000	-	-	-	-	s/s.aww.in	0	64	1000	-	-	-	-
m1/m.r.in	0	64	1000	-	-	-	-	s/s.b.out	0	0	1000	-	-	-	-
m1/m.wu.out	0	64	1000	-	-	-	-	s/s.r.out	10000	64	1000	100.00%	8	200.00%	50.00%
m2/m.ack.out	0	0	1000	-	-	-	-								
m2/m.ar.out	10000	0	1000	100.00%	-	100.00%	100.00%								
m2/m.aww.out	0	64	1000	-	-	-	-								
m2/m.b.in	0	0	1000	[-	-	-	-								

Figure 19:Snapshot of performance simulation with 2 classes, different priority



Example #3

Let us define traffics from both masters to have different Class, but with same priority. With different Class, traffics will be traveled on different virtual channels. This can be done as follows:

add_traffic class 0 rates 1 1 m2/m ar s/s add_traffic class 4 rates 1 1 m1/m ar s/s

During arbitration, they will each take turns to pass. This can be validated through PerfSim (Performance-Simulator) within NocStudio that loading (Load%) of m1/m.ar.out and m2/m.ar.out are both 50%.

Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%	Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%
m1/m.ack.out	0	0	1000	-	-	-	-	m2/m.r.in	5000	64	1000	50.00%	4	100.00%	50.00%
m1/m.ar.out	5000	0	1000	50.00%	-	100.00%	50.00%	m2/m.wu.out	0	64	1000	-	-	-	-
m1/m.aww.out	0	64	1000	-	-	-	-	s/s.ar.in	10000	0	1000	100.00%	-	200.00%	50.00%
m1/m.b.in	0	0	1000	-	-	-	-	s/s.aww.in	0	64	1000	-	-	-	-
m1/m.r.in	5000	64	1000	50.00%	4	100.00%	50.00%	s/s.b.out	0	0	1000	-	-	-	-
m1/m.wu.out	0	64	1000	-	-	-	-	s/s.r.out	10000	64	1000	100.00%	8	200.00%	50.00%
m2/m.ack.out	0	0	1000	-	-	-	-								
m2/m.ar.out	5000	0	1000	50.00%	-	100.00%	50.00%								
m2/m.aww.out	0	64	1000	-	-	-	-								
m2/m.b.in	0	0	1000	-	-	-	-								

Figure 20:Snapshot of performance simulation with 2 classes, same priority

5.3 WEIGHTED BANDWIDTH ALLOCATION

When arbitration occurs between packets of the same priority level, a weighted bandwidth allocation is available. In weighted allocation policy, the resource bandwidth is divided among all contending flows based on a pre-specified set of weights.

The CFG traffic weighting mechanism has two important qualities. It is work-conserving, and it is ratio-conserving. This combination is extremely challenging in a distributed network.

The work-conserving property indicates that whenever there is available bandwidth to be utilized, the network is able to utilize it. Some QoS mechanisms divide bandwidth statically, which mean if an agent doesn't consume its share of the bandwidth, the bandwidth is wasted. The CFG solution allows other agents to utilize any bandwidth unused by an agent.

Work-conserving mechanisms are often implemented as a weighted round-robin arbitration. However, these are not ratio-conserving. A ratio-conserving mechanism guarantees that when some agents do not utilize all of their bandwidth, that bandwidth is distributed to the other agents based on the initially defined ratios. This requires that per-router arbitration decisions can modify the weights dynamically based on which agents are making requests.



44

This provides a total bandwidth allocation control that has programmable ratios, and can gracefully handle changes in dynamic conditions to enforce those defined ratios even when other agents are idle

CFG IP uses dynamic weight adjustment algorithms that are fully distributed and provides full end-to-end weighted fairness. The algorithm is lightweight and comes at almost no additional logic area or timing complexity and provides end-to-end fairness under almost all scenarios.

5.3.1 How to Define the Weight

Weights of different traffic classes can be defined through bridge properties "qos_*_weight_value".

5.3.2 Examples

Here are some examples on weighted bandwidth allocation.

All examples are based on the same design with 3 masters and 1 slave.



Figure 21: 3 master, 1 slave system

All traffics from m1, m2, and m3 to slave s are of QoS 0.

```
add_traffic qos 0 rates 1 1 m1/m ar s/s
add_traffic qos 0 rates 1 1 m2/m ar s/s
add traffic qos 0 rates 1 1 m3/m ar s/s
```

The weight for QoS 0 at bridge m1/m is defined as 10, m2/m as 20, and m3/m as 30.

```
bridge_prop m1/m qos_0_weight_value 10
bridge_prop m2/m qos_0_weight_value 20
bridge_prop m3/m qos_0_weight_value 30
```

Example #1

In a case where traffics from all 3 masters are contending for resources, the ratio of resulting bandwidth for each master bridge follows that of the weight:

BW at m1/m: BW at m2/m: BW at m3/m= 10: 20: 30= 1: 2: 3



This can be validated through PerfSim within NocStudio that the ratio of the loading (Load%) of m1/m.ar.out: m2/m.ar.out: m3/m.ar.out = 16.66%: 33.32%: 50.02%= 1: 2: 3.

Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%]	Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%
m1/m.ack.out	0	0	1000	-	-	-	-]	m2/m.wu.out	0	64	1000	-	-	-	-
m1/m.ar.out	1666	0	1000	16.66%	-	100.00%	16.66%		m3/m.ack.out	0	0	1000	-	-	-	-
m1/m.aww.out	0	64	1000	-	-	-	-		m3/m.ar.out	5002	0	1000	50.02%	-	100.00%	50.02%
m1/m.b.in	0	0	1000	-	-	-	-	7	m3/m.aww.out	0	64	1000	-	-	-	-
m1/m.r.in	1664	64	1000	16.64%	1.3312	100.00%	16.64%		m3/m.b.in	0	0	1000	-	-	-	-
m1/m.wu.out	0	64	1000	-	-	-	-		m3/m.r.in	5004	64	1000	50.04%	4.0032	100.00%	50.04%
m2/m.ack.out	0	0	1000	-	-	-	-	7	m3/m.wu.out	0	64	1000	-	-	-	-
m2/m.ar.out	3332	0	1000	33.32%	-	100.00%	33.32%		s/s.ar.in	10000	0	1000	100.00%	-	300.00%	33.33%
m2/m.aww.out	0	64	1000	-	-	-	-		s/s.aww.in	0	64	1000	-	-	-	-
m2/m.b.in	0	0	1000	-	-	-	-	7	s/s.b.out	0	0	1000	-	-	-	-
m2/m.r.in	3333	64	1000	33.33%	2.6664	100.00%	33.33%	7	s/s.r.out	10000	64	1000	100.00%	8	300.00%	33.33%

This ratio can also be observed from the graph below.




Figure 22: Performance results with ratios 3:2:1

Example #2

In a case where only 2 traffics are contending for resources, the ratio of resulting bandwidth for each of the 2 master bridges follows their defined weights:


BW at m1/m: BW at m3/m= 10: 30= 1: 3.

This can be validated through PerfSim within NocStudio that the ratio of the loading (Load%) of m1/m.ar.out: m3/m.ar.out= 25%: 75%= 1: 3.



Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%	Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%
m1/m.ack.out	0	0	1000	-	-	-	-	m2/m.wu.out	0	64	1000	-	-	-	-
m1/m.ar.out	2500	0	1000	25.00%	-	100.00%	25.00%	m3/m.ack.out	0	0	1000	-	-	-	-
m1/m.aww.out	0	64	1000	-	-	-	-	m3/m.ar.out	7500	0	1000	75.00%	-	100.00%	75.00%
m1/m.b.in	0	0	1000	-	-	-	-	m3/m.aww.out	0	64	1000	-	-	-	-
m1/m.r.in	2500	64	1000	25.00%	2	100.00%	25.00%	m3/m.b.in	0	0	1000	-	-	-	-
m1/m.wu.out	0	64	1000	-	-	-	-	m3/m.r.in	7500	64	1000	75.00%	6	100.00%	75.00%
m2/m.ack.out	0	0	1000	-	-	-	-	m3/m.wu.out	0	64	1000	-	-	-	-
m2/m.ar.out	0	0	1000	-	-	-	-	s/s.ar.in	10000	0	1000	100.00%	-	200.00%	50.00%
m2/m.aww.out	0	64	1000	-	-	-	-	s/s.aww.in	0	64	1000	-	-	-	-
m2/m.b.in	0	0	1000	-	-	-	-	s/s.b.out	0	0	1000	-	-	-	-
m2/m.r.in	0	64	1000	-	-	-	-	s/s.r.out	10000	64	1000	100.00%	8	200.00%	50.00%

This ratio can also be observed from the graph below.



m1, m3 compare

5.3.3 Usage – Weighted bandwidth

Please note the actual bandwidth allocation depends on many factors like burst length, data width, AXI ID, max outstanding and transaction injection.

- Arbitration occurs only when multiple transactions contend for the resource at the same arbitration point (ex: router). If transactions arrive at the different time, or if they go to different outputs of the same router, there is no arbitration.
- When there is not enough traffic to cause enough arbitration, the bandwidth allocation result can be different from QoS weight settings, but requestors get requested bandwidth in that case.
- Arbitration is applied at a packet granularity and not at flit granularity.
- If same QoS weight is applied to 2 bridges and one of them has 2 times longer burst length, arbitration may end up with the same number of packets for those 2 bridges, but one has 2 times bigger bandwidth.
- When a bridge cannot issue a new command because of max outstanding or serialization, it is possible that the bridge ends up with smaller bandwidth compared to QoS weight settings.

Intel Confidential

46



5.4 RATE LIMITING HOSTS

While the above QoS mechanisms are sophisticated and effective, CFG also provides a simple rate-limiter function. This can be used in conjunction with the other mechanisms to provide another axis of control. For instance, if a traffic class has a higher priority than another, it can cause starvation. A rate-limited can prevent that agent from consuming all of the network bandwidth by enforcing a maximum bandwidth limit.

CFG NoC supports programmable rate limiters at all transmitting NoC interfaces. The rate limiters limit the rate at which traffic may be injected into the NoC at various interfaces to a programmed rate. This simple congestion control is effective in any system but is not work-conserving. This means that if additional bandwidth is available, the agent will be unable to use it. This can leave bandwidth unutilized within the system.

NOTE: Users can judiciously enable and choose the rate limit values at various interfaces based on the SoC traffic and QoS requirements and can further reprogram them dynamically in presence of the changing requirements.

For non-coherent AMBA bridges, the rate limiter register 0 is for read traffic and rate limiter register 1 is for write traffic. For coherent AMBA bridges, in addition to these 2 registers above, the rate limiter register 2 is for snoop traffic and rate limiter register 3 is for snoop response.

5.4.1 Why and When Are Rate-Limiters Needed

Rate-limiters can be used in a variety of situations to either replace the other QoS mechanism, or to supplement them.

Example #1

When the shared resource's (e.g. memory's) bandwidth can be statically partitioned between all contenders, then each contender's interface may be rate limited to its fair share thereby providing fair bandwidth sharing without the possibility of congesting the NoC.

Example #2

In another scenario, rate limiters may be placed on a certain subset of agent that may have low-priority, highly bursty traffic to ensure that the low priority traffic burst does not temporarily congest the NoC enough to affect the high priority traffic. In such cases the high priority contenders may not be rate limited or their rates can be programmed at a high value.

NOTE: Rate limiters are programmable on every interface (i.e. they can be enabled/disabled or the rates can be modified with a register write access), which further increases their effectiveness. Furthermore, they are recommended when work-conserving weighted QoS and end-to-end strict-priority QoS may be unnecessary and expensive in terms of logic area.



5.4.2 How to Define Rate Limiters Using NocStudio

In NocStudio, 2 sets of properties can be used to define the rate limit features. One for NOC construction and one for setting up the default value of these programmable rate limiter registers in bridges.

For NOC construction

- **peak_rate_limit**: specifies the maximum rate of beats at a bridge interface. This is only used for bandwidth calculation during mapping. It has no impact on rate limiter logic in hardware
- avg_rate_design_limit: specifies the average rate of beats at a bridge interface. This is also used for construction only.

For rate limiter register settings:

- rate_limit_present: [yes] to enable the hardware logic in RTL
- rate_limit_enable: [yes] to enable the rate limiter feature by default
- rate_limit_msg_rate: [0~1] to specify the utilization of this interface

For both NOC construction and register settings:

• rate_limit_bucket_size: specifies the maximum bucket size of an interface rate limiter

Rate values specify the data beat rate for interfaces with data such as streaming, amba r, amba aww interfaces, and message rate for single beat interfaces such as amba ar, and amba b. Rates can be between 0 and 1 (inclusive) indicating the fraction of cycles that the interface is active. Rate registers in hardware are 12-bit therefore the rate granularity is $1/(2^{12})$.

Peak rate limits are used in two ways within NocStudio. Along with the avg_rate_design_limit, the peak_rate_limit is used during NoC construction to determine bandwidth requirements at peak or average loads. Peak rate limit is also used in NocStudio performance simulation – during simulation both rx and tx interfaces are rate limited to this value. Peak rate limits less than 1 are also programmed as the default rate limit value of the rate limit registers in hardware.

NOTE: NocStudio performance simulator supports rate limiting of both rx and tx interfaces for performance evaluation purposes while the NoC hardware only supports rate limiters at the tx interfaces.

5.4.3 Implementation of Rate Limiters

The rate-limiter is a flow-control mechanism that prevents a packet from being sent into the network unless enough time has passed since the last packet. It is implemented by selecting a



transmission rate and adding a token at the determined rate. A packet can only transmit if a token is available, and so can only transmit at the rate that the tokens are added.

A token bucket is implemented that accumulates these tokens over time. By allowing an interface to accumulate tokens over a period of time, it allows rates to be limited over a larger window, while still allowing a small amount of bursty traffic.




Figure 23 - Token Count increases at specified rate. Packet transmit decrements count.

In the diagram above, the token count is increasing over time at a specified rate. The token count will saturate when it hits its maximum, which in this example is 3. When a packet is sent on this interface, the toke count is decremented. This ensure that the packet transmission rate does not exceed the rate limit except within a small window defined by the token bucket size.

5.4.4 Specifying A Rate

The rate-limiter requires a rate to be specified. In NocStudio, this value is set with the property peak_rate_limit and can be set to a value from 0 up to and including 1. A rate limiter with a rate of 1 will have no effect.

In hardware, the rate is specified as a 12-bit number. The value of the number follows this equation, where N is the programmed value.

rate =
$$N/(2^{12})$$

The hardware implements the rate calculation as a 12-bit adder where the overflow bit is used as the token arrival bit. This defines the granularity for the rate limiting function. For example, to specify a rate of 1 token every 5 cycles (or 20%), N should be specified as 819(decimal) or 0x333 (hex). When added together 5 times, the value will nearly reach approximately 4096 (= 2^{12}), so one packet can be sent every 5 cycles.

5.4.5 Token Bucket Sizing

The token bucket size allows for an agent to accumulate tokens over a window of time. This allows the agent to issue a burst of requests over a smaller window, while still being limited in



the long run. The larger the bucket, the larger the short-term burst can be.

If bucket is not full, tokens are placed into bucket at rate R




Figure 24 - Token Bucket

As shown above, tokens are added at the designated rate. The size of the token bucket is limited, so it will stop accumulating tokens while it is full. If the interface wants to transmit, the token count must be greater than zero. If it is, the packet can be sent and a token can be removed from the bucket.

NOTE: The size of the bucket can be reduced or increased to provide additional control, depending on the design requirements. More or less burstiness is possible. The token bucket size can be programmed to be of any size between 1 and 15. In NocStudio, this value is programmed using the interface property rate_limit_bucket_size.

5.4.6 Token Usage

For command transfers, a single token is used to transmit the command. For data transfers, each data beat utilizes a token.

5.4.7 Rate Limit Register

The rate limit is applied only when the enable bit of the rate limiter configuration register is set to 1. The rate limiter configuration register (per tx interface) has the following fields.

Bits	Function
11:0	Rate Limit Value, for traffic issue to the NoC from the host interface
15:12	Reserved
19:16	Bucket Size. This indicates the maximum number of tokens that may be accumulated at an interface when rate limiters are enabled
20	Rate Limit logic enable. Rate limiter logic is used for arbitration only when the enable bit of the rate limiter configuration register is set to 1




Table 2 - Rate limiter Configuration Register

5.4.8 Examples

Here are some examples on rate limiting hosts.

All examples are based on the same design with 3 masters and 1 slave.




All traffics from m1, m2, and m3 to slave s are of QoS 0.

In addition to defining traffics from all masters to slave, let us also define the rate_limit for m3. These are done as follows:

```
add_traffic qos 0 rates 1 1 ml/m aww s/s
add_traffic qos 0 rates 1 1 m2/m aww s/s
add_traffic qos 0 rates 1 1 m3/m aww s/s

ifce_prop m3/m.aww.out peak_rate_limit 0.02
ifce_prop m3/m.aww.out avg_rate_design_limit 0.01
```

After mapping, performance simulation can be run in either average or peak mode. In average mode, the result is as follows:



It can be observed that the loading (Load%) for m3/m.aww.out is at 4.00%; whereas, m1/m.aww.out and m2/m.aww.out are at 48.00%. Please note that, by default, each message is of 4 flits. Taking into consideration that we have set the avg_rate_design_limit to be 0.01, the real



loading on the interface would be 0.01* 4= 0.04= 4.00%. The remaining 96% is co-shared by m1 and m2.

If to run the simulation in peak mode, the result is as follows:

Load is percent loa	ransfer rates for each interface: ad is percent load at the interface in filts per cycle; GBps is data bandwidth for data interfaces; pected is percent load expected based on analyze traffic: Ratio is ratio between actual and expected load.															
Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%		Interface	Samples	Data width(bits)	Freq(MHz)	Load%	GBps	Expected%	Ratio%
m1/m.ar.out	0	0	1000	-	-	-	-		m3/m.b.in	200	0	1000	2.00%	-	100.00%	2.00%
m1/m.aww.out	4600	64	1000	46.00%	3.68	400.00%	11.50%		m3/m.r.in	0	64	1000	-	-	-	-
m1/m.b.in	1150	0	1000	11.50%	-	100.00%	11.50%		s/s.ar.in	0	0	1000	-	-	-	-
m1/m.r.in	0	64	1000	-	-	-	-		s/s.aww.in	10000	64	1000	100.00%	8	1200.00%	8.33%
m2/m.ar.out	0	0	1000	-	-	-	-		s/s.b.out	2500	0	1000	25.00%	-	300.00%	8.33%
m2/m.aww.out	4600	64	1000	46.00%	3.68	400.00%	11.50%		s/s.r.out	0	64	1000	-	-	-	-
m2/m.b.in	1150	0	1000	11.50%	-	100.00%	11.50%									
m2/m.r.in	0	64	1000	-	-	-	-									
m3/m.ar.out	0	0	1000	-	-	-	-									
m3/m.aww.out	800	64	1000	8.00%	0.64	400.00%	2.00%									

It can be observed that the loading (Load%) for m3/m.aww.out is at 8.00%; whereas m1/m.aww.out and m2/m.aw.out are at 46%. The same reasoning applies that 8.00% = 0.02* 4= 0.08.

5.5 DYNAMIC PRIORITY SUPPORT FOR ISOCHRONOUS TRAFFIC

5.5.1 Isochronous Traffic

A common requirement in mobile SoCs is to have some support for isochronous traffic. Isochronous traffic has real-time requirements. Common examples are audio and display traffic. A chip's display engine must be able to fetch the frame information within a bounded amount of time so it can display it to the monitor. If it cannot make the real-time requirement, the image display will be corrupted, and some display engines may deadlock.

While the display traffic has very strict upper bounds, they don't benefit at all from data returning early. And since the upper bounds are often quite large (10s of microseconds), it makes no sense to treat these as high priorities as that can reduce the performance of the rest of the system. Instead, it is common to treat this traffic as having dynamically controlled priority. This traffic will have low priority at first. The isochronous traffic will complete opportunistically when there is available bandwidth, letting more latency sensitive traffic go first. However, when the upper bound approaches, the isochronous traffic must be able to increase priority. The increased priority does not just affect new transactions. It must increase the priority of all prior isochronous transactions.

5.5.2 Two Priority Level Specification

The dynamic priority support for isochronous traffic is available in CFG IP. Dynamic priority allows traffic classes to be specified with two priority levels. A side-band input will be created for each traffic class with alternative priority levels. The input will change the behavior of all



bridges and routers to use the alternative priority. This will affect the behavior of all outstanding and new requests in that traffic class.

Each traffic class can be given two priority levels, although they will default to having only one. Using the *class_pri_map* command in NocStudio, the original priority for that class can be modified. This command also allows setting up an alternative priority level.

While isochronous traffic is one obvious use for this dynamic priority control, this feature can be used widely. An agent with high bandwidth traffic creation may be set as lower priority so it doesn't starve more latency sensitive traffic, but if it is being starved itself, could raise the priority to a higher level.



6 Node Stamping & RTL grouping

NocStudio is a topology synthesis tool for SOC designers and architects to explore many iterations during NOC construction. For each bridge, router, pipeline and any NOC element, the intent is to optimize every one of them and achieve best result. In configurable IP world, the configurability can be achieved through Verilog parameters. NocStudio "map_opt" command calculates proper values for each NOC element and assign them accordingly in ns_fabric.v, the fabric top level file.

From structural design perspective, the backend team always prefer least number of module flavors so they can harden one and instantiate it multiple times, so-called MI(Multiple Instantiation). NocStudio supports MI via a feature we call node stamping. Using this feature, the NOC designer would indicate this by specifying regions of a NoC that should be 'stamped'. NocStudio should then implement them in the generated RTL as a single RTL design (or a hierarchical group) that is multiply instantiated (with the same parameters) using only wire-strapping and/or run-time programming to configure any needed differences in behavior. The resulting RTL entity and its innards will then be physically hardened once by the implementation team and that design reused.

6.1 Supersetting modules

By default, all NOC elements sit flat under ns_fabric.v in the generated RTL hierarchy. These include master/slave bridges, routers, pipeline stages, domain crosser and CFG agents (CCC, IOCB, Configurable Slave Block and etc.) which sits outside of the NOC but part of the CFG IP offerings. They are default to the group "fabric".

To create different RTL hierarchy in a design, NOC designer can invoke the command set_rtl_group. It allows user to define a group name and all the NOC elements as part of that group. In addition to user-defined rtl groups, if the design has multiple power domains, NocStudio naturally creates a top-level group module for each power domain. The node stamping feature is part of the set_rtl_group with the option -stamp_nodes.




Figure 25. Simple 4 hosts design in a 2x2 mesh topology

Intel Confidential

54



55

Figure 13 shows a simple 2x2 four hosts mesh based design. The brown triangle represents the bridge which converts host interface protocol to router link protocol. The black circle is the CFG router (a.k.a mesh stop). Since all hosts are the same, having each router and bridge to be exactly the same can ease physical implementation. Today CFG router implementation is directional, due to each router port is associated with "N", "E", "W" and "S", hence rotating / mirroring of routers become extremely challenging. Node stamping, without orientation changes, creates a superset router shown on the right with all four directional router ports enabled along with the super set bridge. In R0 instantiation, the west and north ports are left un-connected or tied-off. Similarly, in R3 case, its east and south ports are left un-connected or tied-off.

6.2 Set_rtl_group

Let's examine a slightly complicated case. Figure 14 shows a design with 6 master hosts shown in red and 6 slave hosts shown in green. The NOC is constructed in a partial mesh but uniformly. All masters (m*) and slaves (s*) are the same so the goal of node stamping is to create a superset router for nodes 11, 16, 21, 26, 31 and 36. We also like to create superset router for nodes 12, 17, 22, 27, 32, and 37. The routers located in the center of the die are not part of the stamping group but the intent is to place them inside a hierarchical group.

The example shown below defines a stamped group called mi0 for all NOC elements around master host locations and mi1 around slave host locations.

set_rtl_group mi0 -stamp_nodes 11 16 21 26 31 36 set_rtl_group mi1 -stamp_nodes 12 17 22 27 32 37




Figure 26. Design with 6 masters and 6 slaves

After this command, NocStudio will create an rtl module named mi0 containing a router per layer and a master bridge and possibly some regbus components. That design will be instantiated 6 times to implementing the required functionality at nodes 11, 16, 21, 26, 31, 36.



NocStudio uses the stamp group name and the node number to create names for the instances. In this case, the instances would be named mi0_11, mi0_16, etc.

Often the SOC designer may prefer to group a few stamped module instances to form a logical group which would match the physical implementation. Using set_rtl_group with option - parent assigns instance 11 of mi0 and instance 12 of mi1 to their parent group "cl0".

```
set_rtl_group mi0_11 -parent cl0
set_rtl_group mi1_12 -parent cl0
```

Similarly the rest of the commands complete all remaining 5 clusters. The result is illustrated in Figure 27.

```
set_rtl_group mi0_16 -parent cl1
set_rtl_group mi1_17 -parent cl1
set_rtl_group mi0_21 -parent cl2
set_rtl_group mi1_22 -parent cl2
set_rtl_group mi0_26 -parent cl3
set_rtl_group mi1_27 -parent cl3
set_rtl_group mi0_31 -parent cl4
set_rtl_group mi1_32 -parent cl4
set_rtl_group mi0_36 -parent cl5
set_rtl_group mi1_37 -parent cl5
```




Figure 27 cluster grouping

6.3 Domain crossing between stamped groups

Each stamped or non-stamped group may operate at different clock or power domains. In this example, each cluster is running at their own frequency as shown in Figure 15 with different colors.

Intel Confidential

56






Figure 28 – NocStudio clock domain view

The domain crosser (not visible in the GUI) sits between router pairs 12/14, 22/24, 32/34, 14/16, 24/26 and 36/37. Today the domain crosser modules (so-called ILDC, In-Link Domain Crosser) will always be placed at the top level. The SOC integrator or backend team may decide to incorporate them into a separate RTL group which is outside of NocStudio's scope. CFG may enhance the set_rtl_group capability to allow user specified grouping of ILDC in a future release.

6.4 PIPELINE MODULES

When the distance between node X and (X+1) is too far for signals to reach within one cycle, NocStudio can automatically insert pipeline stages during mapping. Please note that there can be up to 4 links between 2 routers on a given layer. (1) router X to router X+1 data path link (2) router X to router X+1 link credit return (3) router X+1 to router X data path link and (4) router X+1 to router X link credit return.




Figure 29. Pipeline stage naming for RTL grouping

As shown above, bi-directional links are created between these two routers and there are 3 pipeline stages on each direction. Please note that the naming starts with the sender side: S1, S2 and S3 where S = stage. The credit return path pipeline stages can be set independently. For simpler illustration purpose, the design has the same credit pipeline stages on both links.



The set_rtl_group example with wildcard illustrates how to create a "ppln_*" group with *all* the pipeline stages on the link (S1, S2 and S3) and assign them to the corresponding parent cluster group.

```
set_rtl_group ppln_0 R*.12W.in.S* R*.12W.out.S*
set_rtl_group ppln_1 R*.16E.in.S* R*.16E.out.S*
set_rtl_group ppln_2 R*.22W.in.S* R*.22W.out.S*
set_rtl_group ppln_3 R*.26E.in.S* R*.26E.out.S*
set_rtl_group ppln_4 R*.32W.in.S* R*.32W.out.S*
set_rtl_group ppln_5 R*.36E.in.S* R*.36E.out.S*
set_rtl_group ppln_0 -parent cl0
set_rtl_group ppln_1 -parent cl1
set_rtl_group ppln_2 -parent cl2
set_rtl_group ppln_3 -parent cl3
set_rtl_group ppln_4 -parent cl4
set_rtl_group ppln_5 -parent cl5
```

6.5 IN-LINK DOMAIN CROSSER (ILDC)

For links crossing domain boundary, an ILDC is inserted on the link. The uArch of the ILDC consists of 2 halves. The write (W) half is on the sender clock domain and the read (R) half operates at the receiver side clock domain. As shown below, ILDCs are inserted on both links and each side of the link may have different settings of pipeline stages depending on the ILDC placement and their distance to the adjacent routers. The properties are associated with the link name from data flow perspective. Use pipeline_depth and credit_pipeline_depth to set number of pipeline stages before the ILDC from sender link perspective and the properties post_domain_crosser_pipeline_depth and post_domain_crosser_credit_pipeline_depth can be used to define the number of pipeline stages after ILDC. For links without an ILDC domain crosser as shown previously, the post domain* properties should be always 0.




Figure 30. RTL grouping for pipeline stages and ILDC



The design snippet creates quad0 and hway0 partitions. The quad0 has 1 ppln and half of the ILDC shown in orange. The hway0 has the other half of ILDC and 3 pipeline stages as shown in blue.

```
## Set ppln stages to 1 on the left side of ILDC & 3 on the right side of ILDC
link_prop R*/14W.in pipeline_depth
link_prop R*/14W.in credit_pipeline_depth
                                                                      1
link prop R*/14W.in post domain crosser pipeline depth
                                                                      3
link prop R*/14W.in post domain crosser credit pipeline depth 3
link prop R*/14W.out pipeline depth
                                                                       3
link prop R*/14W.out credit pipeline depth
                                                                      3
link prop R*/14W.out post domain crosser pipeline depth
link prop R*/14W.out post domain crosser credit pipeline depth 1
## Define rtl groups to include all left side of pipelines and half of the ILDC
set rtl group ppln ildc quad0 R*.14W.in.S1 R*.14W.in.W \
                                 R*.14W.out.S4 R*.14W.out.R
## Define rtl groups to include all right side of pipelines and half of the ILDC
set rtl group ppln ildc hway0 R*.14W.in.R R*.14W.in.S2 \
                                                R*.14W.in.S3 \
                                                R*.14W.in.S4 \
                                 R*.14W.out.W R*.14W.out.S3 \
                                                R*.14W.out.S2 \
                                                R*.14W.out.S1
```

The NocStudio command "list_rtl_groups" prints each of the RTL group and its components. The ppln_ildc_quad0 is shown below where "D" denotes data link and "C" denotes credit link.




Figure 31 Logical View of Row 1

ppln ildc quad0	ppln_ildc_hv	<u>vay0</u>	
R0.14W.in.W	R0.14W.in.R		
R0.12E.in.R	R0.12E.in.W		
R0.12E.out.D1	R0.12E.out.D2	R0.12E.out.D3	R0.12E.out.D4
R0.14W.in.C1	R0.14W.in.C2	R0.14W.in.C3	R0.14W.in.C4
R0.14W.out.D4	R0.14W.out.D3	R0.14W.out.D2	R0.14W.out.D1
R0.12E.in.C4	R0.12E.in.C3	R0.12E.in.C2	R0.12E.in.C1



6.6 MIRRORING (HORIZONTAL OR VERTICAL FLIP)

In physical design world, some instantiations of a cluster of stamped node(s) needs to placed differently than their original orientation. From SD (Structural Design) point of view, mirroring or rotation are common practice to achieve maximum re-usability. However CFG NOC routing algorithm requires system global view of the entire chip at design time in order to properly predict deadlocks and calculate proper routes. As a result, the router-to-router connectivity support in NocStudio would bridge the gap between these two design approaches.

For illustration purposes, we use the same sample design shown earlier with mirroring between left and right sides, i.e. horizontal flip. Instead of node stamping 11, 16, 21, 26, 31, and 36, the intent is to mirror cluster 1 with cluster 0. Similarly, cluster 3/2 and cluster 5/4 are another two mirrored pairs. To achieve this, the nodes being stamped would look differently as shown below.

set_rtl_group mi0 -stamp_nodes 11 21 31 17 27 37 set_rtl_group mi1 -stamp_nodes 12 22 32 16 26 36




Figure 32 Mirrored Stamping or Horizontally Flipped

Using the 1st row as an example, due to fact that these directional router ports matter in NocStudio system view during node stamping, the east port of router 11 needs to be the same as router 17's east port and the west port of router 12 needs to be the same as router 16's west port. For illustration purpose, let's ignore the physical awareness of NocStudio and re-draw the logical view of the 1st row components of the system by moving R16 and R17. The gray out routers represents their original locations.

Intel Confidential

60






Figure 33 Logical View of Row 1

It's obvious now how the router port connectivity needs to be for the mirroring. Router 17's east port (R17.E) should be connected with R16.W and R16.E should be connected with R14.E in order for NocStudio to correctly node stamp R11/R17 and R12/R16 pair. The router-to-router connectivity command example is shown below for layer 0.

```
connect -src R0.16E -dest R0.14.E
connect -src R0.16W -dest R0.17E
```

Now let's bring back the physical awareness and the NocStudio view is illustrated below.




Figure 34 Logical View of Row 1

In complex systems, the node stamping with mirroring does requires SOC designers to be more explicitly defining how the NOC topology and traffic flows should be. The "fully optimized to the extreme" approach of NocStudio is fading in some cases. In fact, many node stamped designs today can be constructed using NocStudio command "map" instead of "map_opt", simply because the entire system has been described by the SOC designer which includes topology connectivity, layer / VC assignment, link width and fifo depth for credits.

6.7 LIMITATIONS

Transitioning from fully optimized NOC design flow into SD friendly reusable does create some challenges for NocStudio. Today NOC designers and architects must take responsibility to ensure consistent traffic flows throughout the stampable NOC components. Proper examination and equivalent checks using industry leading tools should be part of the validation methodology to ensure the generated RTL wrapper for each stamped group with straps are identical.

Intel Confidential

61



Here are a list of known restrictions:

- Only AXI4, NSIP and Share Interface bridges are supported. ACE, AXI4-Lite, AXI3,
 AHB, APB and OCP are NOT supported. All AXI bridges being stamped must have
 same set of destinations they can communicate with (i.e. same set of add_traffic* flows)
- Low Power mode can be enabled along with Stamping but power domain needs to be always-on. This means q-channel handshake signaling is not supported and customer must handle the power-down and restore outside the stamped group modules.
- ILDC grouping is supported only between bridge and router on the same stamped node. ILDC between groups will always be placed at the fabric level and SOC integrator needs to take full responsibility to group them separately.

Please refer to NS_306 node stamping and RTL grouping tutorial from NocStudio release for details.



7 NOC SERVICEABILITY: REGBUS LAYER

7.1 THE REGISTER BUS

CFG bridges and routers support registers for address ranges, QoS weights, error logging, event counting, and interrupt generation and masking. These registers can be used to debug or configure the network and must be accessed by a privileged host, using an access layer that remains active even when the data layers are stalled. NocStudio provides the option of adding a *Regbus* layer that meets these requirements, accessed using a single Regbus master bridge.

7.1.1 Regbus Master Bridge

The privileged master unit that manages the network must interact with the Regbus layer through the Regbus master bridge. A block diagram of the bridge is shown in Figure 35. The Regbus master bridge is a specialized version of an AXI bridge with the following restrictions:

- The AXI interface assumes a 32-bit master.
- AxLEN is restricted to 0 or 1 to allow either 32-bit or 64-bit register access.
- The NoC bridge address and router elements are determined and allocated by NocStudio. These are not user modifiable.
- The register-bus master bridge can be configured to have up to 16 outstanding read requests and 16 outstanding write requests.






Figure 35. Regbus Master Bridge

7.1.2 The Regbus Layer

As shown in Figure 36, the Regbus layer is physically separate from other NoC layers. It is implemented using CFG routers and uses the same topology as the other layers. At each grid point or node in the multilayer NoC, a *RingMaster* unit is connected to a Regbus layer router. All configurable registers in every bridge or router at that node are accessible through ring interconnects from the RingMaster. By default, NocStudio attempts to minimize the Regbus cost by sizing data widths to 32-bit or lower. NocStudio allows minimal user intervention during build of this network.






Figure 36. Regbus Layer Communication

By default, the Regbus master bridge, Regbus routers, and RingMaster all run at a common frequency. However, different clock domains can be defined on the regbus layer similar to normal NoC layers. The Ringmaster runs synchronously with the connected regbus router but can serve one or more rings each in its own clock domain. Each ring is in the same clock domain as the normal layer bridge or router elements it is serving.

NocStudio assigns all NoC elements to a contiguous address space and programs the addresses into the Regbus master-bridge address tables. The addresses are not user modifiable.

7.1.3 Configuring the regbus

The CFG NoC Register Bus provides access to the registers of the NoC elements. In addition to CFG's own registers, we provide the feature of providing register bus access to a user's host registers. This access is made via the Register Bus Master. The Register Bus Master packetizes the access onto the register bus layer, to the specified host. There are four interfaces available to connect the host's registers: APB, AHB lite, AXI4 lite and a CFG Native Register interface.

7.2 NoC Registers

NoC registers are automatically created by NocStudio and placed in a fixed register bus address map. This address map is unrelated to any address map within the main NoC design.

For details of the registers and register address map, refer to noc_reference_manual.html and noc_registers.csv (which only appears if register bus is enabled) generated by NocStudio in the project directory.

Registers can be 32-bit wide, or 64-bit wide. Register sizes are indicated by the width of their reset values inside noc_registers.csv (or noc_reference_manual.html). Within noc_registers.csv, the following register attribute nomenclature is followed.



Table 3: Register attribute table

Register	
attribute	Description
rw	Read-Write register. All bits in this register are writable (except for u, A, B)
	Read-only register. All bits in this register are read-only and cannot be
r	written to. These are usually status registers
	Write-zero-to-clear register. This register contains fields that must be
WZC	written with zeroes to clear. These are usually error registers

Each individual bit inside a register has fine-grained bit attributes. Reset values of the registers are concatenations of each of these bit attributes in bit order.

Table 4: Register bit attribute table

Register bit attribute	Description
u	Unused. These bits have no associated flops and return 0 when read
r	Reserved. These bits are reserved for future expansion and have associated flops. Flop reset value is 0
A	Unwritable 0. These bits are part of a bigger field, but do not have associated flops to save area
В	Unwritable 1. These bits are part of a bigger field, but do have associated flops to save area
0	Reset value of 0. These bits have an associated flop
1	Reset value of 1. These bits have an associated flop

7.3 ERROR RESPONSES TO REGISTER ACCESSES

CFG NoC registers can be 32-bit wide or 64-bit wide. All NoC registers are aligned to 64-bit addresses. Each NoC register also has a secure/non-secure attribute. The register bus master allows 32-bit as well as 64-bit accesses to the register space. Some accesses may return errors due to decode failures. Below is a list of combinations and their expected error responses.

Table 5: Response table for NoC Register Accesses

Type of Access	Response
32-bit access to defined 32-bit register	Okay



64-bit access to defined 64-bit register	Okay
64-bit access to defined 32-bit register	Okay
	Okay. Each half of the 64-bit register can
32-bit access to defined 64-bit register	be accessed using 32-bit access
32-bit access to non-existing register address	Decode Error
64-bit access to non-existing register address	Decode Error
64-bit access to an address which is aligned to	
32-bits	Decode Error
Read access to secure register with AxPROT[1] =	No read performed. 0 data and decode
1	error response is returned
Write access to secure register with AxPROT[1]	No write performed. Decode error
= 1	response is returned
Read/Write access to non-secure register with	
any AxPROT[1]	Okay

7.4 USER REGISTER BUS ACCESS

The NocStudio User Manual contains the description on how to add access for a user's registers via the CFG Register Bus. Please check your release version to see if this is supported for your release.

There are four protocols via which this can be done: AHB-lite, AXI4-lite, APB and a CFG Native Register Protocol. Data width may be 32-bits or 64-bits wide. Narrow accesses are not supported on any of these interfaces. Responses to narrow accesses are returned as decode errors.

Table 6: Response table for User Register Bus Accesses

Type of Access	Response
32-bit access to 32-bit interface	Okay
64-bit access to 64-bit interface	Okay
64-bit access to 32-bit interface	Decode Error
32-bit access to 64-bit interface	Decode Error



7.5 REGISTER BUS MASTER INTERFACE

The register master is the entry port into the register layer. This privileged master unit that manages the register bus network must interact with this layer through the Regbus master bridge. The Regbus master bridge is a specialized version of an AXI bridge.

- Interface on the AXI side assumes a 32b master.
- AxLEN restricted to 0,1 to allow either 32b or 64b register access
- Address of NoC bridge and router elements are decided and allocated by NocStudio.
 These are not user modifiable.
- The register bus master bridge can be configured to have as many as 16 outstanding requests on reads and 16 on writes




Figure 37: Register bus master bridge

The list of input signals is specified below:

Table 7: Register Bus Master Interface signals

Intel Confidential

68



	Width			
Signals	(number of bits)	Usage	Description	
Inputs		Coage	Description	
rbm_m_regbu	1	N. 1.	Register bus clock (may or may not be the	
s_clk	1	Mandatory	same as the chosen noc clock)	
rbm_m_regbu				
s_reset_n	1	Mandatory	Active low reset	
rbm_m_aradd			32-bit register read address (Bit 31 set to 0 for	
r	32	Mandatory	non-CFG registers)	
rbm_m_arprot	3	Mandatory	Read protection bits	
rbm_m_arvali				
d	1	Mandatory	Read valid signal	
			Read length. 0 indicates 32B read. 1 indicates	
rbm_m_arlen	1	Mandatory	64B read	
rbm_m_rread			Read response ready signal indicating	
у	1	Mandatory	acceptance of read response	
rbm_m_awad			32-bit register write address (Bit 31 set to 0	
dr	32	Mandatory	for non-CFG registers)	
rbm_m_awpro				
t	3	Mandatory	Write protection bits	
rbm_m_awval				
id	1	Mandatory	Write valid signal	
			Write length. 0 indicates 32B read. 1 indicates	
rbm_m_awlen	1	Mandatory	64B read	
rbm_m_wdata	32	Mandatory	32-bit Write data	
rbm_m_wstrb	4	Mandatory	Write strobe or byte enables	
rbm_m_wvali				
d	1	Mandatory	Write data valid signal	
			Indicates the last beat of data. Set on the first	
rbm_m_wlast	1	Mandatory	beat if 32B, set on second bit if 64B	



rbm_m_bread		N 1.	Write response ready signal indicating	
У	1	Mandatory	acceptance of write response	
Outputs				
rbm_m_arrea			Read ready signal indicating acceptance of	
dy	1	Mandatory	read request	
rbm_m_rdata	32	Mandatory	32-bit response data	
			2-bit read response. 2'b00-okay, 2'b11-decode	
rbm_m_rresp	2	Mandatory	error, 2'b10-slave error	
rbm_m_rvalid	1	Mandatory	Read response valid signal	
			Indicates the last beat of data. Set on the first	
rbm_m_rlast	1	Mandatory	beat if 32B, set on second bit if 64B	
rbm_m_awrea			Write command ready signal indicating	
dy	1	Mandatory	acceptance of write request	
rbm_m_wread			Write data ready signal indicating acceptance	
у	1	Mandatory	of write data	
			2-bit read response. 2'b00-okay, 2'b11-decode	
rbm_m_bresp	2	Mandatory	error, 2'b10-slave error	
rbm_m_bvalid	1	Mandatory	Write response valid signal	






Figure 38: Waveform showing read requests and responses at the register bus master interface




Figure 39: Waveform showing write requests and responses at the register bus master interface

7.6 EXPECTED USAGE OF REGISTER BUS MASTER

The CFG Bridges and Routers support registers for QoS weights, error logging, event counting, and interrupt generation and masking. As these registers can be used to debug the state of the network, they must be accessed by a privileged host, and by an access layer that remains alive even if the data layers are stalled. Host registers connected to the regbus layer are also extended the advantage of debug through the regbus layer if the data layers are stalled.

The privileged host, or the 'Register Bus Master', can be part of a larger agent that handles configuration, power, reset and debug. It may also have a port on the data layers of the NoC through which it is controlled by CPUs so that the CPUs can access the regbus layer indirectly.

7.7 RING SLAVE TO HOST INTERFACE

On the ring slave to host interface, a combined read/write bus is used. The interface is very similar to an AXI-lite interface. It follows the same flow control ready/valid protocol. This interface runs on the chosen NoC clock. It also has an active high reset.

Rules:



- If more than one request is permitted to be outstanding to the host, the host must return the responses to the ring slave in order. Read responses must be returned in order with respect to each other. Similarly, write responses must be returned in order with respect to each other. Read response ordering with respect to write responses (or vice versa) is not expected. Read and write responses may come back out of order with respect to each other, as long as they are ordered within their respective channels.
- The address requested on the bus is the lowest address being requested. For example, a 32-bit or 4B write request to an address 0x40 indicates that the write is meant for byte offsets 0x43, 0x42, 0x41, 0x40.
- Flow control by means of a ready signal is present on this interface. The valid signal, if asserted, must remain asserted until it receives a ready. All fields on the interface must also remain unchanged until the ready has been received. There are two sets of valid/ready signals: req_valid/req_ready, rsp_valid/rsp_ready.
- A ring slave can be allowed to have multiple outstanding requests to the host indicated by the programmable parameter P_REGBUS_RSLV_NUM_OUTSTANDING.

7.8 ATOMIC OPERATIONS

On the ring slave to host interface, each request and response is transferred in a single cycle. Whether a write is a 32-bit write or a 64-bit write, all bits of write data are presented on the interface at the same time. The same is true for read response data. The single cycle transfer makes all transactions on this interface inherently atomic.

Table 8: Register slave to host interface

Signals	Width (number of bits)	Usage	Description
Inputs			
clk	1	Mandatory	Same as chosen noc clock
reset	1	Mandatory	Active high reset
regslv_rsp_valid	1	Mandatory	When 1, indicates a valid response from the host
regslv_rsp_rnw	1	Mandatory	When 1, indicates a read response. When 0, indicates a write response
regslv_rsp_rdata	32 or 64 (parameter)	Mandatory	The data is transferred in the same cycle as regslv_rsp_valid. If size=0, the least significant 32 bits are the ones returned to the regbus master



regslv_rsp_err	2	Mandatory	2-bit. Indicates slave error when slave exists, but no register at the location specified. The slave is free to return a decode error instead of a slave error if it so chooses. (AMBA spec: 2'b10=Slave error (slave exists, but no register at the location specified). 2'b11=Decode error (no slave exists). Decode error will be returned by the ring master when it receives a request back from the ring that wasn't accepted by any slave)
regslv_req_ready	1	Mandatory	When asserted at the same time as regslv_req_valid, indicates the acceptance of that request
Outrouto			
Outputs	1	Manadati	TATIL 1 : J: 1: 1
regslv_req_valid	1	Mandatory	When 1, indicates a valid request from ring slave to the host
regslv_req_addr	31 or less (parameter)	Mandatory	Register read or write address
regslv_req_rnw	1	Mandatory	Read not Write. When regslv_req_valid=1, regslv_req_rnw=1, a read is being requested. When regslv_req_valid=1, regslv_req_rnw=0, a write is being requested
regslv_req_size	1	Mandatory	0 indicates a 32-bit request. 1 indicates a 64-bit request
regslv_req_region	4	Optional	Passes along the address map sub-slave information for devices behind this device
regslv_req_prot	3	Optional	Passes along the 3-bit ARPROT/AWPROT field



			presented to the register bus master for this transaction
regslv_req_wdata	32 or 64 (parameter)	Mandatory	The data is transferred in the same cycle as regslv_req_valid. P_REGBUS_RSLV_DATA_ WIDTH can be 32-bit or 64-bit. If P_REGBUS_RSLV_DATA_ WIDTH=64 and size=0, it indicates the least significant 32 bits should be accessed, that is, bits 31:0
regslv_req_wstrb	4 or 8	Optional	Indicates the write strobes or byte enables for write data
regslv_rsp_ready	1	Mandatory	When asserted at the same time as regslv_rsp_valid, indicates the acceptance of that request




Figure 40: Waveform showing ring slave read requests and responses (4B and 8B)

Figure 40 shows examples of 4B and 8B read requests and their responses. In this example, read responses show decode errors. Write data (regslv_req_wdata) is don't-care because these are read requests.






Figure 41: Waveform showing ring slave write requests and responses (4B and 8B)

Figure 41 shows examples of 4B and 8B write requests and their responses. In this example, the write responses are decode errors. Read data (regslv_req_rdata) is don't-care because these are write requests.

7.9 RESTRICTIONS

- Regbus master bridge implements a customized AXI protocol with 32b data width, AxLEN of 0, 1 to support 32b, 64b register accesses over a 32b down-sizeable NoC layer interface.
- User reg bus, have the following restrictions:
 - o Transaction size needs to equal the interface size:
 - If you have a 32-bit rb native interface, 32-bit user reg bus accesses are supported
 - o If you have a 64-bit rb native interface, 64-bit user reg bus accesses are supported. 32-bit accesses are not supported.
 - o Host errors returned from the rb native interface are not supported.
 - Async interface at rb native is not supported.
 - Write strobes (byte enables) are not supported. This is similar to what we support for the NOC internal registers.



8 Programmers Model

<u>Please note that starting with 1901 release, register renaming is underway in order to provide better readability and explicitly match the functionality.</u>

CFG NoC delivers a rich set of registers used for NoC control, debug and performance monitoring of the NoC. This section describes all available registers to SoC designers. The exact list of registers implemented for a given design can be found in the noc_reference_manual.html under the reproject> folder after the RTL is generated by NocStudio.

Registers are divided into the following categories:

- Router registers
- NSIP (Streaming) Bridge registers
- Regbus registers

A set of performance counter registers can be automatically cleared upon software read by setting "mesh_prop register_clear_on_read_enabled yes" in the configuration file.

- Rtr_ivc_event_counter (formerly known as REC)
- Rtr_ovc_event_counter (formerly known as ROEC)
- Noc_rx_event_counter0 (formerly known as R_2)
- Noc_rx_event_counter1 (formerly known as BRHST_CNTR1)
- Noc_tx_event_counter0 (formerly known as T_2)



8.1 ROUTER REGISTERS

8.1.1 RTR_CG_CTRL

This register is used by coarse grained clock gating logic. This register can be set to override coarse clock gating for the entire router. Coarse clock gating for selective routers can be overridden by locally setting this register, if the user does not want incur and aggregate coarse clock gating cycle penalty over a "fast path/critical path" through the NoC.

Attribute: RW

Security: Non-secure

Bit field description:

• **FPO**[0] -

1'b1: Coarse clock gating is locally disabled (for fast path)

1'b0: Coarse clock gating is locally enabled

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3	3 2	1 0
u			FPO

Table 9 RTR_CG_CTRL register.

8.1.2 RTR_CG_HYST_COUNT

Programmable interval used by coarse clock gating logic in routers. This count determines the consecutive number of idle cycle after which a router output port initiates coarse clock gating of the local port clock and de-asserts the 'busy' signal to the downstream router. This signal indicates inactivity to the downstream router and allows it to initiate coarse clock gating of its corresponding input port.

Attribute: RW

Security: Non-secure

Bit field description:

• HYSTERESIS_COUNTER[31:0] - Hysteresis counter



Table 10 RTR_CG_HYST_COUNT register.

Intel Confidential



8.1.3 RTR_ERR_PARITY_MASK

One mask register bit for each parity status bit in RPERR. When mask bit is set, corresponding parity error does not cause an interrupt. Default state is reset for all mask bits, allowing interrupt on any parity error event

Attribute: RW

Security: Non-secure

Bit field description:

- **RI_3**[31] Mask Parity Error in VC 3 Buffer Routing Information.
- **PK_3**[30] Mask Parity Error in VC 3 Buffer Packet Delineation Controls.
- SB_3[29] Mask Parity Error in VC 3 Buffer User Sideband.
- **D_3**[28] Mask Parity Error in VC 3 Buffer Data.
- RI_2[27] Mask Parity Error in VC 2 Buffer Routing Information.
- PK_2[26] Mask Parity Error in VC 2 Buffer Packet Delineation Controls.
- SB_2[25] Mask Parity Error in VC 2 Buffer User Sideband.
- D_2[24] Mask Parity Error in VC 2 Buffer Data.
- RI_1[23] Mask Parity Error in VC 1 Buffer Routing Information.
- **PK_1**[22] Mask Parity Error in VC 1 Buffer Packet Delineation Controls.
- SB_1[21] Mask Parity Error in VC 1 Buffer User Sideband.
- **D_1**[20] Mask Parity Error in VC 1 Buffer Data.
- **RI_0**[19] Mask Parity Error in VC 0 Buffer Routing Information.
- **PK_0**[18] Mask Parity Error in VC 0 Buffer Packet Delineation Controls.
- **SB** 0[17] Mask Parity Error in VC 0 Buffer User Sideband.
- **D_0**[16] Mask Parity Error in VC 0 Buffer Data.
- **CR**[4] Mask Parity Error in Link Credit From Downstream Router.
- **RI**[3] Mask Parity Error in Link Routing Information.
- **PK**[2] Mask Parity Error in Link Packet Delineation Controls.
- **SB**[1] Mask Parity Error in Link User Sideband.
- **D**[0] Mask Parity Error in Link Data.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15 14	13	12	11	10	9 8	8 7	6	5	4	3	2	1	0
RI_3	PK_3	SB_3	D_3	RI_2	PK_2	SB_2	D_2	RI_1	PK_1	SB_1	D_1	RI_0	PK_0	SB_0	D_0				u						CR	RI	PK	SB	D

Table 11 RTR_ERR_PARITY_MASK register.

8.1.4 RTR_ERR_PARITY

There is one register for each router port capturing parity error events occurring on the port. Parity errors are monitored on router physical link and also on data read from VC buffers of the router. Error status bits are sticky. First detected error while the status bit is in cleared state sets the bit. The bit needs to be explicitly cleared using zero write, before another error can be logged for that

Intel Confidential



status bit. Following fields of information transported over the NoC are monitored for error at router ports. [FATAL] all bits in this register are classified as fatal for interrupt purpose.

- 1. Data Parity: Parity is checked over multiple segments of data in each flit. Parity error in any segment will be recorded in the data parity status bit. Note that parity is checked on data only if parity mode error check is enabled on the router's layer. In ECC mode, data parity is not monitored on each router.
- 2. User sideband parity: Similar to data field above.
- 3. Packet control parity: Parity over start of packet, end of packet, byte valid and data valid fields of a flit.
- 4. Routing information parity: Parity over routing information carried in every flit.
- 5. Credit parity: Parity monitored over credits returned downstream port.

Attribute: WZC

Security: Non-secure

Bit field description:

- **RI_3**[31] 1'b1: Parity Error in VC 3 Buffer Routing Information
- **PK_3**[30] 1'b1: Parity Error in VC 3 Buffer Packet Delineation Controls
- SB_3[29] 1'b1: Parity Error in VC 3 Buffer User Sideband
- **D_3**[28] 1'b1: Parity Error in VC 3 Buffer Data
- RI_2[27] 1'b1: Parity Error in VC 2 Buffer Routing Information
- **PK_2**[26] 1'b1: Parity Error in VC 2 Buffer Packet Delineation Controls
- SB_2[25] 1'b1: Parity Error in VC 2 Buffer User Sideband
- D_2[24] 1'b1: Parity Error in VC 2 Buffer Data
- **RI_1**[23] 1'b1: Parity Error in VC 1 Buffer Routing Information
- **PK_1**[22] 1'b1: Parity Error in VC 1 Buffer Packet Delineation Controls
- SB 1[21] 1'b1: Parity Error in VC 1 Buffer User Sideband
- **D_1**[20] 1'b1: Parity Error in VC 1 Buffer Data
- **RI_0**[19] 1'b1: Parity Error in VC 0 Buffer Routing Information
- **PK_0**[18] 1'b1: Parity Error in VC 0 Buffer Packet Delineation Controls
- SB_0[17] 1'b1: Parity Error in VC 0 Buffer User Sideband
- **D_0**[16] 1'b1: Parity Error in VC 0 Buffer Data
- **CR**[4] 1'b1: Parity Error in Link Credit From Downstream Router
- **RI**[3] 1'b1: Parity Error in Link Routing Information
- **PK**[2] 1'b1: Parity Error in Link Packet Delineation Controls
- SB[1] 1'b1: Parity Error in Link User Sideband
- **D**[0] 1'b1: Parity Error in Link Data



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15 14	13	12	11	10	9 8	3 7	6	5 4	1 3	2	1	0
RI_3	PK_3	SB_3	D_3	RI_2	PK_2	SB_2	D_2	RI_1	PK_1	SB_1	D_1	RI_0	PK_0	SB_0	D_0				u					С	RR	I PK	SB	D

Table 12 RTR_ERR_PARITY register.

8.1.5 RTR_EVENT_INTERRUPT_MASK

This register is used to select whether the interrupt events in the Router Event Interrupt Status register should send an interrupt when asserted. If the corresponding bit is set to 1, an interrupt will not be sent. This register can be read and written to.

Attribute: RW

Security: Non-secure

Bit field description:

• **MK**[16] -

1'b1: Mask KLU error interrupt

• **MJ**[15] -

1'b1: Mask JLU error interrupt

• MI[14] -

1'b1: Mask ILU error interrupt

• **MH**[13] -

1'b1: Mask HLU error interrupt

MS[12] -

1'b1: Mask SLU error interrupt

• **MW**[11] -

1'b1: Mask WLU error interrupt

• **ME**[10] -

1'b1: Mask ELU error interrupt

• MN[9] -

1'b1: Mask NLU error interrupt

PGM[8] -

1'b1: Mask PGE error interrupt

• **OVFOM**[2] -

1'b1: Masks or disables an interrupt from being generated by the output event count overflow status bit (RE)

1'b0: Enables an interrupt to be generated when event counter status bit is set

• CSR_PARERRM[1] -

1'b1: Mask CSR parity error interrupt

• **OVFIM**[0] -

1'b1: Masks or disables an interrupt from being generated by the input event count



overflow status bit (RE)

1'b0: Enables an interrupt to be generated when event counter status bit is set

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	16 15	5 14 13	12 11	10 9 8	8 7 6 5 4 3	2 1	0
u	MK MJ	IJ MI MH N	MS MW	ME MN PG	GM u C	OVFOM CSR_PARER	RM OVFIM

Table 13 RTR_EVENT_INTERRUPT_MASK register.

8.1.6 RTR_EVENT_STATUS

This register tracks the interrupt or error events that can occur in the router. The only interrupt event is the event counter overflow. This register is readable, and can be cleared by performing a write with the write data bits set to 0 for the bits that should be cleared.

Attribute: WZC

Security: Non-secure

Bit field description:

• KLU[16] -

1'b1: Traffic destined for K link which is unavailable

• **JLU**[15] -

1'b1: Traffic destined for J link which is unavailable

• ILU[14] -

1'b1: Traffic destined for I link which is unavailable

• **HLU**[13] -

1'b1: Traffic destined for H link which is unavailable

• SLU[12] -

1'b1: Traffic destined for South link which is unavailable

• WLU[11] -

1'b1: Traffic destined for West link which is unavailable

• ELU[10] -

1'b1: Traffic destined for East link which is unavailable

• NLU[9] -

1'b1: Traffic destined for North link which is unavailable

• PGE[8] -

1'b1: Power gating error, traffic received after router committed to power down

• OVFO[2] -

1'b1: In this status bit indicates that the router output event counter has overflowed (32'hFFFFFFF -> 32'dh0), this is a sticky status bit

1'b0: To clear

• CSR_PARERR[1] -

1'b1: Parity error in config/status registers



82

• **OVFI**[0] -

1'b1: In this status bit indicates that the router input event counter has overflowed (32'hFFFFFFF -> 32'dh0), this is a sticky status bit

1'b0: To clear

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	16 15	14 13	12 11	10 9	8	7 6 5 4 3	2	1	0
u	KLU JLU	ILU HLU	SLU WLU	ELU NLU	PGE	u	OVFO	CSR_PARERR	OVFI

Table 14 RTR_EVENT_STATUS register.

8.1.7 RTR_ID

This register holds layer and position information for the router. It is a read-only register. It can be used for debugging software access to the NoC elements by confirming that a read has successfully targeted the correct NoC element.

Attribute: R

Security: Non-secure

Bit field description:

- ONE[24] One
- **ZERO**[23:21] Zeroes
- **POS**[20:5] 16-bit position ID of this router in the NoC
- LAYER[4:0] 5-bit identifier of the NoC layer on which this router is located



Table 15 RTR_ID register.

8.1.8 RTR_IVC_EVENT_CONTROL

This register is used to select which hardware events will increment the event counter.

Attribute: RW

Security: Non-secure

Bit field description:

• **EVT**[9:8]

11: Generates count event when VC has valid data, but is stalled 10: Generates count event on every flit received for the selected input port and selected input VCs, this can be used to count total flits received on a router input port

Intel Confidential



01: Generates count event on every EOP received for the selected input port and selected input VCs, this can be used to count packets received on a router input port 00: Disable

- **INP**[6:4] Input port on which the event is captured
- **IVC**[1:0] -

11: Input VC 3

10: Input VC 2

01: Input VC 1

00: Input VC 0

31 30 29 28 27 26 25 24 2	3 22 21 20 19	18 17 1	16 15 14	13 12	11 10	9 8	8 7	6 5 4	3 2	1 0
	u					EV	Tu	INP	u	IVC

Table 16 RTR_IVC_EVENT_CONTROL register.

8.1.9 RTR_IVC_EVENT_COUNTER

This register holds the event counter. The value can be read to determine the current count value. The value can be written to initialize the counter. When events trigger a count, the counter will increment. When the counter increments at its highest value, it will roll over to zero and the overflow will mark the Router Event Interrupt Status register, which could trigger an interrupt.

Attribute: RW

Security: Non-secure

Bit field description:

• **EVENT_CNTR**[31:0] - 32'bit event incrementing counter. Rollover from 32'hFFFFF -> 32'd0 sets the rollover status bit RE



Table 17 RTR_IVC_EVENT_COUNTER register.

8.1.10 RTR_IVC_STATUS

This register indicates the current status of a single input port of a router. Each register tracks the status of up to 4 virtual channels for the input port. There are 8 rtr_ivc_status per router, one for each router's input port.

Attribute: R

Security: Non-secure



Bit field description:

• **V_3**[31] -

1'b1: Head flit valid (buffer ready) in VC 3

• F_3[30] -

1'b1: Buffer full in VC 3

• **B_3**[29] -

1'b1: Indicates that the head flit of the VC 3 is of the 'QoS Barrier' type

1'b0: Indicates that the head flit of the VC 3 is of the 'QoS Normal' type

S_3[28] -

1'b1: Indicates that the head flit is a start of packet. This also indicates that this input VC 3 has not yet acquired its corresponding output VC

1'b0: Indicates that the head flit is not a start of packet. Also indicates that this input VC 3 has already acquired the VC on the output port

• UP_3[27] -

1'b1: Indicates that the flit accumulator on this VC 3 for upsizing to an output port is currently holding a flit

1'b0: Indicates that either the upsizing accumulator is empty or there is no upsizing from the VC 3

- OUTP_3[26:24] Value indicates the router output port to which the packet at the head of the VC 3 is destined to: 3'd0:N, 3'd1:E, 3'd2:W, 3'd3:S, 3'd4:H, 3'd5:I, 3'd6:J, 3'd7:K
- **V_2**[23] -

1'b1: Head flit valid (buffer ready) in VC 2

• F_2[22] -

1'b1: Buffer full in VC 2

• **B_2**[21] -

1'b1: Indicates that the head flit of the VC 2 is of the 'QoS Barrier' type

1'b0: Indicates that the head flit of the VC 2 is of the 'QoS Normal' type

• **S_2**[20] -

1'b1: Indicates that the head flit is a start of packet. This also indicates that this input VC 2 has not yet acquired its corresponding output VC

1'b0: Indicates that the head flit is not a start of packet. Also indicates that this input VC 2 has already acquired the VC on the output port

UP_2[19] -

1'b1: Indicates that the flit accumulator on this VC 2 for upsizing to an output port is currently holding a flit

1'b0: Indicates that either the upsizing accumulator is empty or there is no upsizing from the VC 2

- **OUTP_2**[18:16] Value indicates the router output port to which the packet at the head of the VC 2 is destined to: 3'd0:N, 3'd1:E, 3'd2:W, 3'd3:S, 3'd4:H, 3'd5:I, 3'd6:J, 3'd7:K
- **V_1**[15] -

1'b1: Head flit valid (buffer ready) in VC 1



• **F_1**[14] -

1'b1: Buffer full in VC 1

• **B_1**[13] -

1'b1: Indicates that the head flit of the VC 1 is of the 'QoS Barrier' type

1'b0: Indicates that the head flit of the VC 1 is of the 'QoS Normal' type

• S_1[12] -

1'b1: Indicates that the head flit is a start of packet. This also indicates that this input VC 1 has not yet acquired its corresponding output VC

1'b0: Indicates that the head flit is not a start of packet. Also indicates that this input VC 1 has already acquired the VC on the output port

• **UP_1**[11] -

1'b1: Indicates that the flit accumulator on this VC 1 for upsizing to an output port is currently holding a flit

1'b0: Indicates that either the upsizing accumulator is empty or there is no upsizing from the VC 1

- **OUTP_1**[10:8] Value indicates the router output port to which the packet at the head of the VC 1 is destined to: 3'd0:N, 3'd1:E, 3'd2:W, 3'd3:S, 3'd4:H, 3'd5:I, 3'd6:J, 3'd7:K
- V_0[7] -

1'b1: Head flit valid (buffer ready) in VC 0

• F_0[6] -

1'b1: Buffer full in VC 0

• **B_0**[5] -

1'b1: Indicates that the head flit of the VC 0 is of the 'QoS Barrier' type 1'b0: Indicates that the head flit of the VC 0 is of the 'QoS Normal' type

• $S_0[4]$ -

1'b1: Indicates that the head flit is a start of packet. This also indicates that this input VC 0 has not yet acquired its corresponding output VC

1'b0: Indicates that the head flit is not a start of packet. Also indicates that this input VC 0 has already acquired the VC on the output port

• **UP_0**[3] -

1'b1: Indicates that the flit accumulator on this VC 0 for upsizing to an output port is currently holding a flit

1'b0: Indicates that either the upsizing accumulator is empty or there is no upsizing from the VC $\boldsymbol{0}$

• **OUTP_0**[2:0] - Value indicates the router output port to which the packet at the head of the VC 0 is destined to: 3'd0:N, 3'd1:E, 3'd2:W, 3'd3:S, 3'd4:H, 3'd5:I, 3'd6:J, 3'd7:K

31	30	29	28	27	26 2	25 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	. 6	5	5	4	3	2	1	0
V_3	F_3	B_3	S_3	UP_3	OU	TP_3	V_2	F_2	B_2	S_2	UP_2	OL	JTP	_2	V_1	F_1	B_1	S_1	UP_1	OU	TP_	1 V_	0 F_	0	B_0	S_0	UP_0	OU	TP_	0

Table 18 RTR_IVC_STATUS register.

8.1.11 RTR_OVC_EVENT_CONTROL

This register is used to select which hardware events will increment the output event counter.



Attribute: RW

Security: Non-secure

Bit field description:

• EVT[10:8] -

100: Port stalled. Input flits are available for the port, but no output VC has credit 011: Generates count event when flits are available to be sent to output VC, but the VC has no credit

010: Generates count event on every flit sent on the selected output port and selected output VCs, this can be used to count total flits sent on a router output port 001: Generates count event on every EOP sent on the selected output port and selected output VCs, this can be used to count packets sent on a router output port 000: Disable

- **OP**[6:4] Output port on which the event is captured
- **OVC**[3:0] Bit map to select output VCs to monitor events on

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11	10 9 8	7	6 5 4	3 2 1 0
u	EVT	u	OP	OVC

Table 19 RTR_OVC_EVENT_CONTROL register.

8.1.12 RTR_OVC_EVENT_COUNTER

This register holds the output event counter. The value can be read to determine the current count value. The value can be written to initialize the counter. When events trigger a count, the counter will increment. When the counter increments at its highest value, it will roll over to zero and the overflow will mark the Router output Event Interrupt Status register, which could trigger an interrupt.

Attribute: RW

Security: Non-secure

Bit field description:

• EVENT_CNTR[31:0] - 32'bit event incrementing counter. Rollover from 32'hFFFFF -> 32'd0 sets the rollover status bit RE



Table 20 RTR_OVC_EVENT_COUNTER register.

Intel Confidential



8.1.13 RTR_OVC_STATUS

This register indicates the current status of one of the output ports of a router. Each register tracks the status of up to 4 virtual channels for the output port. There are 8 rtr_ovc_status per router, one for each router's output port (only 5 are active registers, while the other 3 are reserved).

Attribute: R

Security: Non-secure

Bit field description:

• **RSV_3**[27] - Reserved

• VB_3[26] -

1'b1: Indicates that this output VC 3 is currently locked to the corresponding VC on one of the input ports.

1'b0: Indicates that this output VC 3 is free and can be acquired by the corresponding VC on one of the input port for the transmission of a packet.

• CE_3[25] -

1'b1: Indicates that this output VC 3 has no credit for transmission of flits to the downstream link.

1'b0: Indicates that credits are available for transmission to downstream link.

• CF_3[24] -

1'b1: Indicates that the credit level with this VC 3 is at the maximum provisioned value.

- **RSV_2**[19] Reserved
- VB_2[18] -

1'b1: Indicates that this output VC 2 is currently locked to the corresponding VC on one of the input ports.

1'b0: Indicates that this output VC 2 is free and can be acquired by the corresponding VC on one of the input port for the transmission of a packet.

• CE_2[17] -

1'b1: Indicates that this output VC 2 has no credit for transmission of flits to the downstream link.

1'b0: Indicates that credits are available for transmission to downstream link.

• **CF_2**[16] -

1'b1: Indicates that the credit level with this VC 2 is at the maximum provisioned value.

- **RSV_1**[11] Reserved
- **VB_1**[10] -

1'b1: Indicates that this output VC 1 is currently locked to the corresponding VC on one of the input ports.

1'b0: Indicates that this output VC 1 is free and can be acquired by the corresponding VC on one of the input port for the transmission of a packet.

• CE_1[9] -

1'b1: Indicates that this output VC 1 has no credit for transmission of flits to the



downstream link.

1'b0: Indicates that credits are available for transmission to downstream link.

• **CF_1**[8] -

1'b1: Indicates that the credit level with this VC 1 is at the maximum provisioned value.

- RSV_0[3] Reserved
- VB_0[2] -

1'b1: Indicates that this output VC 0 is currently locked to the corresponding VC on one of the input ports.

1'b0: Indicates that this output VC 0 is free and can be acquired by the corresponding VC on one of the input port for the transmission of a packet.

• CE_0[1] -

1'b1: Indicates that this output VC 0 has no credit for transmission of flits to the downstream link.

1'b0: Indicates that credits are available for transmission to downstream link.

• CF_0[0] -

1'b1: Indicates that the credit level with this VC 0 is at the maximum provisioned value.

31 30 29 28	27	26	25	24	23 22 2	1 20	19	18	17	16	15	14 1	3 12	11	10	9	8	7 6 5 4	3	2	1	0
u	RSV_3	VB_3	CE_3	CF_3	u		RSV_2	VB_2	CE_2	CF_2		u		RSV_1	VB_1	CE_1	CF_1	u	RSV_0	VB_0	CE_0	CF_0

Table 21 RTR_OVC_STATUS register.

8.2 NSIP REGISTERS

8.2.1 NOC_RX_CG_CTRL

This register is used by coarse grained clock gating logic. This register can be set to override coarse clock gating for the entire Streaming Tx bridge. Coarse clock gating for selective Steaming Rx Bridges can be overridden by locally setting this register, if the user does not want to incur and aggregate coarse clock gating cycle penalty over a 'fast path/critical path' through the NoC.

Attribute: RW

Security: Non-secure

Bit field description:

• **FPO**[0] -

1'b1: Coarse clock gating is locally disabled (for fast path).

1'b0: Coarse clock gating is locally enabled.

3	1 3	80	29	28	27	7 26	5 2.	5 2	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															u	l																	FPO



Table 22 NOC_RX_CG_CTRL register.

8.2.2 NOC_RX_CG_HYST_COUNT

This register is used by coarse grained clock gating logic. The register holds the count value for 'number of cycles' the Streaming RX Bridge has to wait before de-asserting its 'Busy' signal for all output NoC layers. Since the Streaming RX Bridge does not send flits to any NoC element, this counter is not used currently. This is a read write register and its value does not have any effect on the operation of the Streaming Rx Bridge.

Attribute: RW

Security: Non-secure

Bit field description:

• HYSTERESIS_COUNTER[31:0] - Hysteresis counter




Table 23 NOC_RX_CG_HYST_COUNT register.

8.2.3 NOC_RX_ERR_PARITY_0

Receive bridge parity error status register monitoring parity errors on enabled layers from 0 to 7 (noc_rx_err_parity_0), and from 8 to 15 (noc_rx_err_parity_1). Parity/ECC error are monitored and captured for physical link to the bridge on each NoC layer. Following fields are monitored.

- 1. Data ECC/Parity: Parity/ECC is checked over multiple segments of data in each flit. An error in any segment will be recorded in the data ECC/parity error status bit. In ECC mode, single bit errors are corrected and the event is recorded.
- 2. User sideband ECC/parity: Similar to data field above.
- 3. Packet control parity: Parity over start of packet, end of packet, byte valid and data valid fields of a flit.

This register makes use of the logical layer mapping (and not the physical layer mapping). For the physical to logical table, please refer to the Physical to Logical Layer Mapping section in the help.

Correctable errors will raise interrupt_nfatal if fatal/nonfatal interrupt mode is configured. All other error types are considered fatal.

Attribute: WZC

Security: Non-secure



Bit field description:

- **PK0**[4] Parity error in packet delineation controls in layer 0
- SBC0[3] Correctable single bit user sideband error (only ECC) in layer 0
- **SB0**[2] Uncorrectable User sideband ECC/parity error in layer 0
- DC0[1] Correctable single bit data error (only ECC) in layer 0
- **D0**[0] Uncorrectable Data ECC/parity error in layer 0

63 62 61 60 59 58 57 56	55 54 53 52 51 50 49 48	47 46 45 44 43 42 41 40	39 38 37 36	35 34 33 32
u	u	u		u
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0
u	u	u	u PK0	SBC0 SB0 DC0 D0

Table 24 NOC_RX_ERR_PARITY_0 register

8.2.4 NOC_RX_ERR_PARITY_1

Receive bridge parity error status register monitoring parity errors on enabled layers from 0 to 7 (noc_rx_err_parity_0), and from 8 to 15 (noc_rx_err_parity_1). Parity/ECC error are monitored and captured for physical link to the bridge on each NoC layer. Following fields are monitored.

- 1. Data ECC/Parity: Parity/ECC is checked over multiple segments of data in each flit. An error in any segment will be recorded in the data ECC/parity error status bit. In ECC mode, single bit errors are corrected and the event is recorded.
- 2. User sideband ECC/parity: Similar to data field above.
- 3. Packet control parity: Parity over start of packet, end of packet, byte valid and data valid fields of a flit.

This register makes use of the logical layer mapping (and not the physical layer mapping). For the physical to logical table, please refer to the Physical to Logical Layer Mapping section in the help.

Correctable errors will raise interrupt_nfatal if fatal/nonfatal interrupt mode is configured. All other error types are considered fatal.

Attribute: WZC

Security: Non-secure

Bit field description:

63 62 61 60 59 58 57 56	55 54 53 52 51 50 49 48	47 46 45 44 43 42 41 40	39 38 37 36 35 34 33 32
u	u	u	u

Intel Confidential



31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
u	u	u	u

Table 25 NOC_RX_ERR_PARITY_1 register.

8.2.5 NOC_RX_ERR_PARITY_MASK_0

Mask registers for receive bridge parity error interrupts from register noc_rx_err_parity_0 and noc_rx_err_parity_1. One mask register bit for each parity status bit in noc_rx_err_parity. When mask bit is set, corresponding parity error does not cause an interrupt. Default state is reset for all mask bits, allowing interrupt on any parity error event.

This register makes use of the logical layer mapping (and not the physical layer mapping). For the physical to logical table, please refer to the Physical to Logical Layer Mapping section in the help.

Attribute: RW

Security: Non-secure

Bit field description:

- **PK0**[4] Mask Parity error in packet delineation controls in layer 0
- SBC0[3] Mask Correctable single bit user sideband error (only ECC) in layer 0
- **SB0**[2] Mask User sideband ECC/parity error in layer 0
- DC0[1] Mask Correctable single bit data error (only ECC) in layer 0
- **D0**[0] Mask Data ECC/parity error in layer 0




Table 26 NOC_RX_ERR_PARITY_MASK_0 register.

8.2.6 NOC_RX_ERR_PARITY_MASK_1

Mask registers for receive bridge parity error interrupts from register noc_rx_err_parity_0 and noc_rx_err_parity_1. One mask register bit for each parity status bit in noc_rx_err_parity. When mask bit is set, corresponding parity error does not cause an interrupt. Default state is reset for all mask bits, allowing interrupt on any parity error event.

This register makes use of the logical layer mapping (and not the physical layer mapping). For the physical to logical table, please refer to the Physical to Logical Layer Mapping section in the help.

Intel Confidential



Attribute: RW

Security: Non-secure

Bit field description:

63 62 61 60 59 58 57 56	55 54 53 52 51 50 49 48	47 46 45 44 43 42 41 40	39 38 37 36 35 34 33 32						
u	u	u	u						
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0						
u	u	u	u						

Table 27 NOC_RX_ERR_PARITY_MASK_1 register.

8.2.7 NOC_RX_EVENT_COUNTER0

The event counter control registers can be used to count performance or debug events in the receive section of the streaming bridge. This is the portion of the bridge that accepts packets from the NoC and sends it to the host. There are 4 register in the event counter control register set.

Register 3 is currently unused.

Register 2 is the event counter itself. It is 64 bits wide. Whenever a selected event occurs in hardware, the event counter will increment. This register defaults to zero. It can be read at any time, and can be written to any value. When the counter reaches its peak value, it will roll over to zero and continue counting. The rollover condition can be set up to trigger an interrupt.

Register 1 is a mask register. It defaults to zero, meaning no events are counted by default. To enable counting, the user can write 1s to the appropriate bits.

The mask (Register 1) is used in combination with Register 0 to select the event(s) to count. Register 0 can be programmed with comparison fields. Register 1 mask will determine which bits to compare. For instance, to count on SOPs seen, Register 0 and 1 should both be set to 0x1.

The event is determined by a bit-wise comparison. The more mask bits used, the less likely a comparison will match and an event will be counted. If it is just looking for SOP, it will count the number of packets. If it looks for SOP and EOP, it will count the number of single-flit packet.

Attribute: RW

Security: Non-secure

Bit field description:

• **CNTR**[31:0] - Counter



63 62 61 60 59 58 57 56	6 55 54 53 52 51 50 49 48 47 46 45 44 43 42 4	41 40 39 38 37 36 35 34 33 32
	u	
31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
	CNTR	

Table 28 NOC_RX_EVENT_COUNTER0 register.

8.2.8 NOC RX EVENT COUNTERO MASK

The event counter control registers can be used to count performance or debug events in the receive section of the streaming bridge. This is the portion of the bridge that accepts packets from the NoC and sends it to the host. There are 4 register in the event counter control register set.

Register 3 is currently unused.

Register 2 is the event counter itself. It is 64 bits wide. Whenever a selected event occurs in hardware, the event counter will increment. This register defaults to zero. It can be read at any time, and can be written to any value. When the counter reaches its peak value, it will roll over to zero and continue counting. The rollover condition can be set up to trigger an interrupt.

Register 1 is a mask register. It defaults to zero, meaning no events are counted by default. To enable counting, the user can write 1s to the appropriate bits.

The mask (Register 1) is used in combination with Register 0 to select the event(s) to count. Register 0 can be programmed with comparison fields. Register 1 mask will determine which bits to compare. For instance, to count on SOPs seen, Register 0 and 1 should both be set to 0x1.

The event is determined by a bit-wise comparison. The more mask bits used, the less likely a comparison will match and an event will be counted. If it is just looking for SOP, it will count the number of packets. If it looks for SOP and EOP, it will count the number of single-flit packet.

Attribute: RW

Security: Non-secure

Bit field description:

MASK[31:0] - Mask

31 30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
											M	ASI	<															

Table 29 NOC RX EVENT COUNTERO MASK register.

Intel Confidential



8.2.9 NOC_RX_EVENT_COUNTER1

The event counter control registers can be used to count performance or debug events in the receive section of the streaming bridge. This is the portion of the bridge that accepts packets from the NoC and sends it to the host. There are 4 register in the event counter control register set.

Register 3 is currently unused.

Register 2 is the event counter itself. It is 64 bits wide. Whenever a selected event occurs in hardware, the event counter will increment. This register defaults to zero. It can be read at any time, and can be written to any value. When the counter reaches its peak value, it will roll over to zero and continue counting. The rollover condition can be set up to trigger an interrupt.

Register 1 is a mask register. It defaults to zero, meaning no events are counted by default. To enable counting, the user can write 1s to the appropriate bits.

The mask (Register 1) is used in combination with Register 0 to select the event(s) to count. Register 0 can be programmed with comparison fields. Register 1 mask will determine which bits to compare. For instance, to count on SOPs seen, Register 0 and 1 should both be set to 0x1.

The event is determined by a bit-wise comparison. The more mask bits used, the less likely a comparison will match and an event will be counted. If it is just looking for SOP, it will count the number of packets. If it looks for SOP and EOP, it will count the number of single-flit packet.

Attribute: RW

Security: Non-secure

Bit field description:

• CNTR[31:0] - Bridge receive host counter-1




Table 30 NOC_RX_EVENT_COUNTER1 register.

8.2.10 NOC_RX_EVENT_COUNTER1_MASK

The event counter control registers can be used to count performance or debug events in the receive section of the streaming bridge. This is the portion of the bridge that accepts packets from the NoC and sends it to the host. There are 4 register in the event counter control register set.

Intel Confidential



Register 3 is currently unused.

Register 2 is the event counter itself. It is 64 bits wide. Whenever a selected event occurs in hardware, the event counter will increment. This register defaults to zero. It can be read at any time, and can be written to any value. When the counter reaches its peak value, it will roll over to zero and continue counting. The rollover condition can be set up to trigger an interrupt.

Register 1 is a mask register. It defaults to zero, meaning no events are counted by default. To enable counting, the user can write 1s to the appropriate bits.

The mask (Register 1) is used in combination with Register 0 to select the event(s) to count. Register 0 can be programmed with comparison fields. Register 1 mask will determine which bits to compare. For instance, to count on SOPs seen, Register 0 and 1 should both be set to 0x1.

The event is determined by a bit-wise comparison. The more mask bits used, the less likely a comparison will match and an event will be counted. If it is just looking for SOP, it will count the number of packets. If it looks for SOP and EOP, it will count the number of single-flit packet.

Attribute: RW

Security: Non-secure

Bit field description:

• MASK[31:0] - Bridge receive host counter-1 mask



Table 31 NOC_RX_EVENT_COUNTER1_MASK register.

8.2.11 NOC_RX_EVENT_COUNTER_CTRL

The event counter control registers can be used to count performance or debug events in the receive section of the streaming bridge. This is the portion of the bridge that accepts packets from the NoC and sends it to the host. There are 4 register in the event counter control register set.

Register 3 is currently unused.

Register 2 is the event counter itself. It is 64 bits wide. Whenever a selected event occurs in hardware, the event counter will increment. This register defaults to zero. It can be read at any time, and can be written to any value. When the counter reaches its peak value, it will roll over to zero and continue counting. The rollover condition can be set up to trigger an interrupt.

Register 1 is a mask register. It defaults to zero, meaning no events are counted by default. To enable counting, the user can write 1s to the appropriate bits.



The mask (Register 1) is used in combination with Register 0 to select the event(s) to count. Register 0 can be programmed with comparison fields. Register 1 mask will determine which bits to compare. For instance, to count on SOPs seen, Register 0 and 1 should both be set to 0x1.

The event is determined by a bit-wise comparison. The more mask bits used, the less likely a comparison will match and an event will be counted. If it is just looking for SOP, it will count the number of packets. If it looks for SOP and EOP, it will count the number of single-flit packet.

Attribute: RW

Security: Non-secure

Bit field description:

• NOC_VALID[8] - Valid flit from NoC to host interface

- NO_CREDIT[7] No credit from host
- INTF VALID[6] Valid flit on host interface
- IF_ID[5:2] Bit map selecting host Interface
- **EOP**[1] End-of-packet
- **SOP**[0] Start-of-packet

31 30 29 28 27 26 25 24 23 22 21	20 19 18 17 16 15 14 13	12 11 10 9 8	7	6	5 4 3 2	1	0
	r	NOC_VALID	NO_CREDIT	INTF_VALID	IF_ID	EOP	SOP

Table 32 NOC RX EVENT COUNTER CTRL register.

8.2.12 NOC_RX_EVENT_STATUS

This register tracks the interrupt events in the receive portion of the streaming bridge. It resets to 0, but as these conditions occur, the corresponding bits are set to 1. This register can be read and can also be cleared by sending a write with bits set to 0 for the bits that should be cleared.

There are four events that can signal an interrupt. If the host sends more credits than the streaming bridge can take, it will signal an interrupt to indicate a protocol violation has occurred. Each interface has its own status bit. These interrupts cannot be masked.

Attribute: WZC

Security: Non-secure

Bit field description:

- **EVC1_OFLW**[6] Event counter1 overflow. This event can be masked so that no interrupt is sent on an overflow condition.
- PARITY_ERR[5] Register parity error interrupt

Intel Confidential



97

- **EVC_OFLW**[4] Event counter overflow. This event can be masked so that no interrupt is sent on an overflow condition.
- CRC_OFLW_D[3] Credit counter overflow for interface D
- CRC_OFLW_C[2] Credit counter overflow for interface C
- **CRC_OFLW_B**[1] Credit counter overflow for interface B
- CRC_OFLW_A[0] Credit counter overflow for interface A

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6	5	4	3	2	1	0
u	EVC1_OFLW	PARITY_ERR	EVC_OFLW	CRC_OFLW_D	CRC_OFLW_C	CRC_OFLW_B	CRC_OFLW_A

Table 33 NOC_RX_EVENT_STATUS register.

8.2.13 NOC_RX_FIFO_STATUS

These registers track the status of the bridge's receive FIFOs from the NoC. Since there are up to 16 layers of the NoC, there are up to 16 registers, one per active layer. Each register tracks the status of the active virtual channels for the layer (up to 4 active VCs within a layer).

Attribute: R

Security: Non-secure

Bit field description:

- **F_3**[29] Buffer full for VC 3 Layer 0
- **B_3**[28] Head flit barrier state for VC 3 Layer 0
- **S_3**[27] Head flit sop for VC 3 Layer 0
- **V_3**[26] Head flit (buffer ready) for VC 3 Layer 0
- OUTI_3[25:24] Head flit output interface for VC 3 Layer 0
- **F_2**[21] Buffer full for VC 2 Layer 0
- **B** 2[20] Head flit barrier state for VC 2 Layer 0
- **S_2**[19] Head flit sop for VC 2 Layer 0
- **V_2**[18] Head flit (buffer ready) for VC 2 Layer 0
- **OUTI_2**[17:16] Head flit output interface for VC 2 Layer 0
- **F_1**[13] Buffer full for VC 1 Layer 0
- **B_1**[12] Head flit barrier state for VC 1 Layer 0
- **S_1**[11] Head flit sop for VC 1 Layer 0
- **V_1**[10] Head flit (buffer ready) for VC 1 Layer 0
- OUTI_1[9:8] Head flit output interface for VC 1 Layer 0
- **F_0**[5] Buffer full for VC 0 Layer 0
- **B_0**[4] Head flit barrier state for VC 0 Layer 0
- **S_0**[3] Head flit sop for VC 0 Layer 0
- **V_0**[2] Head flit (buffer ready) for VC 0 Layer 0
- OUTI_0[1:0] Head flit output interface for VC 0 Layer 0



31 30 29	28 2	27 26	25	24	23 2	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3	2	1	0
u F_3	B_3 S	_3 V_3	OU"	ΓI_3	u	F_2	B_2	S_2	V_2	OU"	ΓΙ_2	u		F_1	B_1	S_1	V_1	OUT	T_1	u	F_0	B_0	S_0	V_0	OUT	TI_0

Table 34 NOC_RX_FIFO_STATUS register.

8.2.14 NOC_RX_ID

This register holds a unique 8-bit identifier for the receiving bridge. It is a read-only register. It can be used for debugging software access to the NoC elements by confirming that a read has successfully targeted the correct NoC element.

Attribute: R

Security: Non-secure

Bit field description:

- **ZEROES**[15:8] Forced to zero
- **ID**[7:0] A unique 8-bit identifier assigned to the bridge to uniquely identify it on the NoC. It is equal to the corresponding RXID 8-bit identifier on the Tx side of the bridge.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
u	ZEROES	ID

Table 35 NOC_RX_ID register.

8.2.15 NOC_RX_INTERRUPT_MASK

This register is used to decide which of the error/interrupt events specified in the noc_rx_event_status register should trigger an interrupt.

Attribute: RW

Security: Non-secure

Bit field description:

• EVC1_OFLW_MASK[6] -

1'b1: When is set to 1, the corresponding interrupt event will not send an interrupt to the system.

1'b0: The corresponding interrupt event will send an interrupt to the system.

- **PARITY_ERR_MASK**[5] Interrupt mask for register parity error.
- EVC_OFLW_MASK[4] -

1'b1: When is set to 1, the corresponding interrupt event will not send an interrupt to the

Intel Confidential



system.

1'b0: The corresponding interrupt event will send an interrupt to the system.

31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6	5	4	3 2 1 0
	u	EVC1_OFLW_MASK	PARITY_ERR_MASK	EVC_OFLW_MASK	u

Table 36 NOC_RX_INTERRUPT_MASK register.

8.2.16 NOC_RX_UPSIZER_STATUS

This register tracks the status of the bridge receiver upsizer/downsize structure. It can be used with the other status registers to check for packets that are still occupying the bridge. Each of the host's receiving interfaces, up to 4, can have upsizing/downsizing logic, and this register tracks the status of all 4 interfaces.

Attribute: R

Security: Non-secure

Bit field description:

- V_D[3] Interface D upsizer/downsizer valid
- V_C[2] Interface C upsizer/downsizer valid
- **V_B**[1] Interface B upsizer/downsizer valid
- **V_A**[0] Interface A upsizer/downsizer valid



Table 37 NOC_RX_UPSIZER_STATUS register.

8.2.17 NOC_TX_CG_CTRL

This register is used by coarse grained clock gating logic. This register can be set to override coarse clock gating for the entire Streaming Tx bridge. Coarse clock gating for selective Steaming Tx Bridges can be overridden by locally setting this register, if the user does not want incur and aggregate coarse clock gating cycle penalty over a 'fast path/critical path' through the NoC.

Attribute: RW

Security: Non-secure

Bit field description:



• **FPO**[0] -

1'b1: Coarse clock gating is locally disabled (for fast path)

1'b0: Coarse clock gating is locally enabled




Table 38 NOC_TX_CG_CTRL register.

8.2.18 NOC_TX_CG_HYST_COUNT

This register is used by coarse grained clock gating logic. The register holds the count value for 'number of cycles' the Streaming TX Bridge has to wait before de-asserting its 'Busy' signal for all output NoC layers.

This is to let the NoC elements (connected to it) on all output layer know that the Streaming Tx Bridge is in quiescent state and there are no pending transactions inside the Steaming Tx Bridge. This register is one per Streaming Tx Bridge and is used by all output layers to de-assert their 'Busy' signal. This is a read-write register.

Attribute: RW

Security: Non-secure

Bit field description:

• HYSTERESIS_COUNTER[31:0] - Hysteresis counter



Table 39 NOC_TX_CG_HYST_COUNT register.

8.2.19 NOC_TX_DEST_DECODE_ERROR

This register logs the route lookup information for the first occurrence of a lookup failure (illegal destination) for each host interface. Note the cfg_bridge_id is common to all lookups and is not logged here (but is reported in the noc_tx_id register). Subsequent error keys for a given host interface will not be logged until the corresponding valid bit is cleared.

Attribute: RW

Security: Non-secure

Bit field description:

Intel Confidential



• **VALID_A**[15] -

1'b1: Host interface A illegal destination error has been logged, subsequent erroneous lookup keys will not be logged until this bit is cleared.

1'b0: Host interface A illegal error log is old/invalid, next occurring error will be logged.

- IFID_A[13:12] Host interface A destination interface ID (ifid) value of failing lookup.
- QOS_A[11:8] Host interface A QOS value of failing lookup.
- **HPID_A**[7:0] Host interface A destination host id (hpid) value of failing lookup.

63	62	61 60	59 58 57 56	55 54 53 52 51 50 49 48	47	46	45 44	43 42 41 40	39 38 37 36 35 34 33 32
u	u	u	u	u	u	u	u	u	u
31	30	29 28	27 26 25 24	23 22 21 20 19 18 17 16	15	14	13 12	11 10 9 8	7 6 5 4 3 2 1 0
u	u	u	u	u	VALID_A	u	IFID_A	QOS_A	HPID_A

Table 40 NOC_TX_DEST_DECODE_ERROR register.

8.2.20 NOC_TX_ERR_PARITY

Transmit bridge parity error status register. One register bits per layer, to monitor error in credit return signals from the downstream port. Error status bits are sticky. First detected error while the status bit is in cleared state sets the bit. The bit needs to be explicitly cleared using zero write, before another error can be logged for that status bit.

Attribute: WZC

Security: Non-secure

Bit field description:

• L15[15] -

1'b1: Credit parity error on layer 15

• L14[14] -

1'b1: Credit parity error on layer 14

• L13[13] -

1'b1: Credit parity error on layer 13

• L12[12] -

1'b1: Credit parity error on layer 12

• L11[11] -

1'b1: Credit parity error on layer 11

• L10[10] -

1'b1: Credit parity error on layer 10

• L9[9] -

1'b1: Credit parity error on layer 9



• L8[8] -

1'b1: Credit parity error on layer 8

• L7[7] -

1'b1: Credit parity error on layer 7

• **L6**[6] -

1'b1: Credit parity error on layer 6

• **L5**[5] -

1'b1: Credit parity error on layer 5

• L4[4] -

1'b1: Credit parity error on layer 4

• **L3**[3] -

1'b1: Credit parity error on layer 3

• L2[2] -

1'b1: Credit parity error on layer 2

• L1[1] -

1'b1: Credit parity error on layer 1

• **L0**[0] -

1'b1: Credit parity error on layer 0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
u	L15	L14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1	LO

Table 41 NOC_TX_ERR_PARITY register.

8.2.21 NOC_TX_ERR_PARITY_MASK

Mask register for transmit bridge parity error interrupts. One mask register bit for each parity status bit in noc_tx_err_parity. When mask bit is set, corresponding parity error does not cause an interrupt. Default state is reset for all mask bits, allowing interrupt on any parity error event.

Attribute: RW

Security: Non-secure

Bit field description:

• L15[15] -

1'b1: Interrupt Mask Credit parity error on layer 15

• L14[14] -

1'b1: Interrupt Mask Credit parity error on layer 14

• L13[13] -

1'b1: Interrupt Mask Credit parity error on layer 13

• L12[12] ·

1'b1: Interrupt Mask Credit parity error on layer 12



• L11[11] -

1'b1: Interrupt Mask Credit parity error on layer 11

• **L10**[10] -

1'b1: Interrupt Mask Credit parity error on layer 10

• **L9**[9] -

1'b1: Interrupt Mask Credit parity error on layer 9

• L8[8] -

1'b1: Interrupt Mask Credit parity error on layer 8

• L7[7] -

1'b1: Interrupt Mask Credit parity error on layer 7

• **L6**[6] -

1'b1: Interrupt Mask Credit parity error on layer 6

• **L5**[5] -

1'b1: Interrupt Mask Credit parity error on layer 5

• L4[4] -

1'b1: Interrupt Mask Credit parity error on layer 4

• L3[3] -

1'b1: Interrupt Mask Credit parity error on layer 3

• **L2**[2] -

1'b1: Interrupt Mask Credit parity error on layer 2

• L1[1]

1'b1: Interrupt Mask Credit parity error on layer 1

• **L0**[0] -

1'b1: Interrupt Mask Credit parity error on layer 0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
u	L15 L14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1	LO

Table 42 NOC_TX_ERR_PARITY_MASK register.

8.2.22 NOC_TX_EVENT_COUNTER0

The event counter control registers can be used to count performance or debug events in the transmit portion of the streaming bridge. This is the portion of the bridge that accepts packets from the host and sends it to the NoC. There are 4 register in the event counter control register set.

Register 3 is currently unused.

Register 2 is the event counter itself. It is 32 bits wide. Whenever a selected event occurs in hardware, the event counter will increment. This register defaults to zero. It can be read at any time, and can be written to any value. When the counter reaches its peak value, it will roll over to zero and continue counting. The rollover condition can be set up to trigger an interrupt.

Attribute: RW



Security: Non-secure

Bit field description:

CNTR[31:0] – Counter




Table 43 NOC_TX_EVENT_COUNTER0 register.

8.2.23 NOC_TX_EVENT_COUNTER0_MASK

The event counter control registers can be used to count performance or debug events in the transmit portion of the streaming bridge. This is the portion of the bridge that accepts packets from the host and sends it to the NoC. There are 4 register in the event counter control register set.

Register 1 is a mask register. It defaults to zero, meaning no events are counted by default. To enable counting, the user can write 1s to the appropriate bits.

The mask is used in combination with Register 0 to select the event(s) to count. Register 0 can be programmed with comparison fields. Register 1 mask will determine which bits to compare. For instance, to count on SOPs seen, Register 0 and 1 should both be set to 0x1.

The event is determined by a bit-wise comparison. The more mask bits used, the less likely a comparison will match and an event will be counted. If it is just looking for SOP, it will count the number of packets. If it looks for SOP and EOP, it will count the number of single-flit packet.

Partial fields can be compared by setting only some of the mask bits for a field. Packets with QoS values of 8-15 could be set by marking only one mask bit corresponding to the QoS bit 3.

Attribute: RW

Security: Non-secure

Bit field description:

MASK[31:0] - Mask





Table 44 NOC TX EVENT COUNTERO MASK register.

8.2.24 NOC_TX_EVENT_COUNTER_CTRL

The event counter control registers can be used to count performance or debug events in the transmit portion of the streaming bridge. This is the portion of the bridge that accepts packets from the host and sends it to the NoC. There are 4 register in the event counter control register set.

The mask (Register 1) is used in combination with Register 0 to select the event(s) to count. Register 0 can be programmed with comparison fields. Register 1 mask will determine which bits to compare. For instance, to count on SOPs seen, Register 0 and 1 should both be set to 0x1.

The event is determined by a bit-wise comparison. The more mask bits used, the less likely a comparison will match and an event will be counted. If it is just looking for SOP, it will count the number of packets. If it looks for SOP and EOP, it will count the number of single-flit packet.

Partial fields can be compared by setting only some of the mask bits for a field. Packets with QoS values of 8-15 could be set by marking only one mask bit corresponding to the QoS bit 3.

Attribute: RW

Security: Non-secure

Bit field description:

- DEST_PORT_ID[23:16] Destination port ID
- **QOS**[14:11] QoS
- SRC_IF_ID[9:6] Source interface ID
- **DEST IF ID**[3:2] Destination interface ID
- EOP[1] -

1'b1: End of packet

• SOP[0] -

1'b1: Start of packet

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15	14 13 12 11	10	9 8	3 7	5 5	4	3	2	1	0
r	DEST_PORT_ID	r	QOS	r	SRC	_IF_I)	r	DEST_	_IF_ID	EOP	SOP

Table 45 NOC TX EVENT COUNTER CTRL register.

8.2.25 NOC_TX_EVENT_STATUS

This register tracks error or interrupt conditions. It resets to 0, but as these conditions occur, the corresponding bits are set to 1. This register can be read and can also be cleared by sending a write with bits set to 0 for the bits that should be cleared. This register works in combination with the Transmit Interrupt Mask register to determine when an interrupt is transmitted.



Attribute: WZC

Security: Non-secure

Bit field description:

• **PARITY_ERR**[8] - Register parity error interrupt.

- FIFO_OVERFLOW_D[7] Host interface FIFO D overflow. Indicates that one of the perinterface FIFOs at the transmitting bridge to NoC has overflowed. This event will always trigger an interrupt and cannot be masked
- **FIFO_OVERFLOW_C**[6] Host interface FIFO C overflow. Indicates that one of the perinterface FIFOs at the transmitting bridge to NoC has overflowed. This event will always trigger an interrupt and cannot be masked
- **FIFO_OVERFLOW_B**[5] Host interface FIFO B overflow. Indicates that one of the perinterface FIFOs at the transmitting bridge to NoC has overflowed. This event will always trigger an interrupt and cannot be masked
- FIFO_OVERFLOW_A[4] Host interface FIFO A overflow. Indicates that one of the perinterface FIFOs at the transmitting bridge to NoC has overflowed. This event will always trigger an interrupt and cannot be masked
- EVENT_CNTR_OVERFLOW[3] -

1'b1: Sets if the event counter overflows, this event can be masked so that no interrupt is sent on an overflow condition

• TRANS_ILLEGAL_DEST_QOS[2] -

1'b1: Sets if a transaction is received from bridge for which there is no entry present in the vcmap, i.e. the destination and/or QoS is not supported, this is a decode error. This event can be masked to not send an interrupt, but the packet will be dropped in the bridge.

SOP_AFTER_SOP[1] -

1'b1: Sets if a SOP is received after SOP, this event will always trigger an interrupt and cannot be masked.

• TRANS_WITHOUT_SOP[0] -

1'b1: Sets if a transaction is initiated w/o SOP, this event will always trigger an interrupt and cannot be masked.

3 3 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1	9 8	7	6	5	4	3	2	1	0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0									
u	PARI	FIFO_OV	FIFO_O	FIFO_O	FIFO_OV	EVENT_CN	TRANS_ILL	SOP_A	TRANS_W
	TY_E	ERFLOW	VERFLO	VERFLO	ERFLOW	TR_OVERF	EGAL_DEST	FTER_S	ITHOUT_
	RR	_D	W_C	W_B	_A	LOW	_QOS	OP	SOP

Table 46 NOC_TX_EVENT_STATUS register.



8.2.26 NOC_TX_FIFO_STATUS

This register tracks the status of the bridge transmit FIFOs. There are up to 4 FIFOs, with one per interface in the streaming bridge. This is a read-only register.

Attribute: R

Security: Non-secure

Bit field description:

• INTF_D_F[14] -

1'b1: Buffer full for interface D

• INTF_D_S[13] -

1'b1: Head flip SOP for interface D

• INTF_D_V[12] -

1'b1: Head flit valid (buffer ready) for interface D

• INTF_C_F[10] -

1'b1: Buffer full for interface C

• INTF C S[9] -

1'b1: Head flip SOP for interface C

• INTF_C_V[8] -

1'b1: Head flit valid (buffer ready) for interface C

• **INTF_B_F**[6] -

1'b1: Buffer full for interface B

• INTF_B_S[5] -

1'b1: Head flip SOP for interface B

• INTF_B_V[4] -

1'b1: Head flit valid (buffer ready) for interface B

• INTF A F[2] -

1'b1: Buffer full for interface A

• INTF_A_S[1] -

1'b1: Head flip SOP for interface A

• INTF_A_V[0] -

1'b1: Head flit valid (buffer ready) for interface A

F	3 3 2	2	2	2	2	2	2 2	2 2	2 2	1	1	1	1	1	14	13	12	1	10	9	8	7	6	5	4	3	2	1	0
	1 0 9	8	7	6	5	4	3 2	2 1	1 0	9	8	7	6	5				1								П			
						u								u	INTF_	INTF_	INTF_D	u	INTF_C	INTF_	INTF_C	u	INTF_B	INTF_B	INTF_B	u	INTF_	INTF_	INTF_A
															D_F	D_S	_V		_F	C_S	_V		_F	_s	_V	Ш	A_F	A_S	_v

Table 47 NOC_TX_FIFO_STATUS register.



8.2.27 NOC_TX_ID

This register holds a unique 8-bit identifier for the transmitting bridge. It is a read-only register. It can be used for debugging software access to the NoC elements by confirming that a read has successfully targeted the correct NoC element.

Attribute: R

Security: Non-secure

Bit field description:

- **ZEROES**[15:8] Forced to zero
- **ID**[7:0] A unique 8-bit identifier assigned to the bridge to uniquely identify it on the NoC. It is equal to the corresponding RXID 8-bit identifier on the Rx side of the bridge.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
u	ZEROES	ID

Table 48 NOC_TX_ID register.

8.2.28 NOC_TX_INTERRUPT_MASK

This register is used to decide which of the error/interrupt events specified in the Transmit Interrupt Status register should trigger an interrupt. Since only the events in bit 2 and 3 can be masked, only bit 2 and 3 are used in this register. When one of the bits in this register is set to 1, the corresponding interrupt event will not send an interrupt to the system.

Attribute: RW

Security: Non-secure

Bit field description:

- PARITY_ERR_MASK[8] Interrupt mask for register parity error
- EVENT_CNTR_OVERFLOW[3] Interrupt mask for event counter overflow
- TRANS_ILLEGAL_DEST_QOS[2] Interrupt mask for illegal destination QoS

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1	8	7 6 5 4	3	2	1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0					
u	PARITY_ERR_M	u	EVENT_CNTR_OVER	TRANS_ILLEGAL_DES	u
	ASK		FLOW	T_QOS	

Table 49 NOC_TX_INTERRUPT_MASK register.

Intel Confidential



8.2.29 NOC_TX_QOS_WEIGHT

This register describes the weight value of each QoS supported at the bridge. Each byte of this register must be greater than or equal to 3. Each transmitting bridge supports up to 16 QoS profiles. Each QoS is composed of pri and weight, however only the weight is programmable, therefore is part of the registers.

QoS data is composed of four registers, noc_tx_qos_weight_0, noc_tx_qos_weight_1, noc_tx_qos_weight_2 and noc_tx_qos_weight_3, each of which contains the weight of four profiles. Depending upon how many QoS profiles are enabled, the appropriate bits in the following registers are available.

Attribute: RW

Security: Non-secure

Bit field description:

• WT_QOS_0[7:0] - Weight of QoS profile 0

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
u	u	u	WT_QOS_0

Table 50 NOC_TX_QOS_WEIGHT register.

8.2.30 NOC_TX_UPSIZER_STATUS_0

These two registers (noc_tx_upsizer_status_0 and noc_tx_upsizer_status_1) track the status of the bridge transmitter upsizer/downsize structure. They can be used with the other status registers to check for packets that are still occupying the bridge. Each NoC layer, up to 16, can have upsizing/downsizing logic, and these 2 registers track the status of all 16 layers (noc_tx_upsizer_status_0 from 0 to 7 and noc_tx_upsizer_status_1 from 8 to 15).

Attribute: R

Security: Non-secure

Bit field description:

- L7_D[31] Interface upsizer status for interface D, Layer 7
- L7_C[30] Interface upsizer status for interface C, Layer 7
- L7_B[29] Interface upsizer status for interface B, Layer 7
- L7_A[28] Interface upsizer status for interface A, Layer 7
- L6_D[27] Interface upsizer status for interface D, Layer 6
- L6_C[26] Interface upsizer status for interface C, Layer 6

Intel Confidential

109



- L6_B[25] Interface upsizer status for interface B, Layer 6
- L6_A[24] Interface upsizer status for interface A, Layer 6
- L5_D[23] Interface upsizer status for interface D, Layer 5
- L5_C[22] Interface upsizer status for interface C, Layer 5
- L5_B[21] Interface upsizer status for interface B, Layer 5
- L5_A[20] Interface upsizer status for interface A, Layer 5
- L4_D[19] Interface upsizer status for interface D, Layer 4
- L4_C[18] Interface upsizer status for interface C, Layer 4
- L4_B[17] Interface upsizer status for interface B, Layer 4
- L4_A[16] Interface upsizer status for interface A, Layer 4
- L3_D[15] Interface upsizer status for interface D, Layer 3
- L3_C[14] Interface upsizer status for interface C, Layer 3
- L3_B[13] Interface upsizer status for interface B, Layer 3
- L3_A[12] Interface upsizer status for interface A, Layer 3
- L2_D[11] Interface upsizer status for interface D, Layer 2
- L2_C[10] Interface upsizer status for interface C, Layer 2
- **L2_B**[9] Interface upsizer status for interface B, Layer 2
- L2_A[8] Interface upsizer status for interface A, Layer 2
- L1_D[7] Interface upsizer status for interface D, Layer 1
- L1_C[6] Interface upsizer status for interface C, Layer 1
- L1_B[5] Interface upsizer status for interface B, Layer 1
- L1_A[4] Interface upsizer status for interface A, Layer 1
- L0_D[3] Interface upsizer status for interface D, Layer 0
- L0_C[2] Interface upsizer status for interface C, Layer 0
- L0_B[1] Interface upsizer status for interface B, Layer 0
- L0_A[0] Interface upsizer status for interface A, Layer 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
L7	L7	L7	L7	L6	L6	L6	L6	L5	L5	L5	L5	L4	L4	L4	L4	L3	L3	L3	L3	L2	L2	L2	L2	L1	L1	L1	L1	LO	LO	L0	LO
_D	_C	_B	_A																												

Table 51 NOC_TX_UPSIZER_STATUS_0 register.

8.2.31 NOC_TX_UPSIZER_STATUS_1

These two registers (noc_tx_upsizer_status_0 and noc_tx_upsizer_status_1) track the status of the bridge transmitter upsizer/downsize structure. They can be used with the other status registers to check for packets that are still occupying the bridge. Each NoC layer, up to 16, can have upsizing/downsizing logic, and these 2 registers track the status of all 16 layers (noc_tx_upsizer_status_0 from 0 to 7 and noc_tx_upsizer_status_1 from 8 to 15).

Attribute: R

Security: Non-secure



Bit field description:

- L15_D[31] Interface upsizer status for interface D, Layer 15
- L15_C[30] Interface upsizer status for interface C, Layer 15
- L15_B[29] Interface upsizer status for interface B, Layer 15
- L15_A[28] Interface upsizer status for interface A, Layer 15
- L14_D[27] Interface upsizer status for interface D, Layer 14
- L14_C[26] Interface upsizer status for interface C, Layer 14
- L14_B[25] Interface upsizer status for interface B, Layer 14
- L14_A[24] Interface upsizer status for interface A, Layer 14
- L13_D[23] Interface upsizer status for interface D, Layer 13
- L13_C[22] Interface upsizer status for interface C, Layer 13
- L13_B[21] Interface upsizer status for interface B, Layer 13
- L13_A[20] Interface upsizer status for interface A, Layer 13
- L12_D[19] Interface upsizer status for interface D, Layer 12
- L12_C[18] Interface upsizer status for interface C, Layer 12
- L12_B[17] Interface upsizer status for interface B, Layer 12
- L12_A[16] Interface upsizer status for interface A, Layer 12
- L11_D[15] Interface upsizer status for interface D, Layer 11
- L11_C[14] Interface upsizer status for interface C, Layer 11
- L11_B[13] Interface upsizer status for interface B, Layer 11
- L11_A[12] Interface upsizer status for interface A, Layer 11
- L10_D[11] Interface upsizer status for interface D, Layer 10
- L10_C[10] Interface upsizer status for interface C, Layer 10
- L10_B[9] Interface upsizer status for interface B, Layer 10
- L10_A[8] Interface upsizer status for interface A, Layer 10
- L9_D[7] Interface upsizer status for interface D, Layer 9
- L9_C[6] Interface upsizer status for interface C, Layer 9
- **L9_B**[5] Interface upsizer status for interface B, Layer 9
- L9_A[4] Interface upsizer status for interface A, Layer 9
- L8_D[3] Interface upsizer status for interface D, Layer 8
- L8_C[2] Interface upsizer status for interface C, Layer 8
- L8_B[1] Interface upsizer status for interface B, Layer 8
- L8_A[0] Interface upsizer status for interface A, Layer 8

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
L15	L15	L1	L15	L14	L14	L1	L14	L13	L13	L1	L13	L12	L12	L1	L12	L11	L11	L1	L11	L10	L10	L1	L10	L9	L9	L9	L9	L8	L8	L8	L8
_D	_C	5_	_A	_D	_C	4_	_A	_D	_C	3_	_A	_D	_C	2_	_A	_D	_C	1_	_A	_D	_C	0_	_A	_D	_C	_B	_A	_D	_C	_B	_A
		В				В				В				В				В				В									

Table 52 NOC_TX_UPSIZER_STATUS_1 register.

111



8.3 REGBUS MASTER/SLAVE REGISTERS

8.3.1 AXIM_AR_OVERRIDE

AR override.

Attribute: RW

Security: Secure access only

Bit field description:

arqos_enb[23:20] - 1'b1 indicates bit positions where ARQOS value is overridden. 1'b0 indicates bit positions where ARQOS is unchanged.

- arqos_val[19:16] Value to override incoming ARQOS
- arprot_enb[14:12] 1'b1 indicates bit positions where ARPROT value is overridden. 1'b0 indicates bit positions where ARPROT is unchanged.
- arprot_val[10:8] Value to override incoming ARPROT
- arcache_enb[7:4] 1'b1 indicates bit positions where ARCACHE value is overridden. 1'b0 indicates bit positions where ARCACHE is unchanged.
- arcache_val[3:0] Value to override incoming ARCACHE

63 62 61 60 59 58	57 56 5	55 54 53	52 51	50 49	48 47	46	45 44	43	42 41	40	39 38	3 37	36	35	34 33	32
					u		·									
31 30 29 28 27 26	25 24 2	23 22 21	20 19	18 17	16 15	14	13 12	11	10 9	8	7 6	5	4	3	2 1	0
u		arqos_e	nb a	rqos_v	al u	arpr	ot_enb	u	arprot	_val	arcac	he_e	enb	arc	ache_	val

Table 53 AXIM_AR_OVERRIDE register

8.3.2 AXIM_ARADDR_ON_ERROR

This is the address on AR channel for which a decode error was detected. This corresponds to the status register bit e0 in AXIM_ERROR_INTERRUPT_STATUS.

Attribute: R

Security: Non-secure

Bit field description:



• **READ_DECERR_ADDRS**[63:0] - Read decerr address




Table 54 AXIM_ARADDR_ON_ERROR register

8.3.3 AXIM_AUTOWAKE_POWER_DOMAIN

Configures the master bridge's support for autowake of power domains.

When set, master bridge halts a request and issues wakeup requests for power domains that need to be powered up to complete the transaction. The power domains should support auto wake. When reset, master bridge issues DECERR for any transaction which has dependent power domains in sleep state.

Attribute: RW

Security: Non-secure

Bit field description:

• **AW**[0] -

1'b1: Autowake enabled 1'b0: Autowake disabled




Table 55 AXIM_AUTOWAKE_POWER_DOMAIN register

8.3.4 AXIM_AW_OVERRIDE

AW override.

Attribute: RW

Security: Secure access only

Bit field description:



- **awqos_enb**[23:20] 1'b1 indicates bit positions where AWQOS value is overridden. 1'b0 indicates bit positions where AWQOS is unchanged.
- awqos_val[19:16] Value to override incoming AWQOS
- **awprot_enb**[14:12] 1'b1 indicates bit positions where AWPROT value is overridden. 1'b0 indicates bit positions where AWPROT is unchanged.
- awprot_val[10:8] Value to override incoming AWPROT
- **awcache_enb**[7:4] 1'b1 indicates bit positions where AWCACHE value is overridden. 1'b0 indicates bit positions where AWCACHE is unchanged.
- awcache_val[3:0] Value to override incoming AWCACHE




Table 56 AXIM_AW_OVERRIDE register

8.3.5 AXIM_AWADDR_ON_ERROR

This is the address on AW channel for which a decode error was detected. This corresponds to the status register bit e16 in AXIM_ERROR_INTERRUPT_STATUS.

Attribute: R

Security: Non-secure

Bit field description:

• WRITE_DECERR_ADDRS[63:0] - Write decerr address




Table 57 AXIM AWADDR ON ERROR register

8.3.6 AXIM_BRIDGE_ID

Unique identifier assigned to the master bridge.

Attribute: R

Security: Non-secure



Bit field description:

• ID[15:0] - Unique bridge ID




Table 58 AXIM_BRIDGE_ID register

8.3.7 AXIM_CHECK_OUTSTANDING_REQ_TO_SLAVEID

This register is used to check if there are any outstanding read/write commands to a slave specified by field slvid. NocStudio provides a table of slvids corresponding to the slave ports accessible from a master bridge. Outstanding status is reflected in AXIM_EVENT_STATUS.

Attribute: RW

Security: Non-secure

Bit field description:

• **SLVID**[15:0] - A slave ID associated with the current master for command outstanding status




Table 59 AXIM_CHECK_OUTSTANDING_REQ_TO_SLAVEID register

8.3.8 AXIM_CLK_GATING_HYSTERESIS_COUNT

Programmable interval used by coarse clock gating logic in master bridge. This interval is used to generate heart beat pulses using noc_clk on that bridge. These heart beat pulses are broadcast to each local clock gating domain within the bridge where they are synchronized to the CG domain's clock. Four consecutive heart beat pulses in the CG domain is used as the inactivity/idle interval to initiate coarse clock gating of the CG domain.

Attribute: RW

Security: Secure access only



Bit field description:

• HYSTERESIS_COUNTER[31:0] - Hysteresis counter




Table 60 AXIM_CLK_GATING_HYSTERESIS_COUNT register

8.3.9 AXIM_CLK_GATING_OVERRIDE

Clock gating override, when set to 1'b1 will cause the clock gating logic to be disabled. 1'b1 will allow activity based clock gating to be performed on the master bridge.

Attribute: RW

Security: Secure access only

Bit field description:

• **FPO**[0] -

1'b1: Clock gating override is enabled (clock gating logic is disabled).

1'b0: Clock gating override is disabled (clock gating logic is enabled).




Table 61 AXIM_CLK_GATING_OVERRIDE register

8.3.10 AXIM_COUNT_FOR_LATENCY_0

This register is programmed with the number of commands over which latency is to be measured. When this register counts down to 0, latency measurement is complete and average latency can be computed using:

Average command latency = Value in AXIM_EVENT_COUNTER_0/Value which was programmed in AXIM_COUNT_FOR_LATENCY_0

There are two sets of counters available for gathering statistics. AXIM_EVENT_CAPTURE_COMMAND_1,



AXIM_EVENT_CAPTURE_COMMAND_MASK_1, AXIM_EVENT_COUNTER_1, AXIM_COUNT_FOR_LATENCY_1 constitute the second bank of counters and are similar to the above set.

Attribute: RW

Security: Non-secure

Bit field description:

• **CNTR**[31:0] - Counter




Table 62 AXIM_COUNT_FOR_LATENCY_0 register

8.3.11 AXIM_COUNT_FOR_LATENCY_1

This register is programmed with the number of commands over which latency is to be measured. When this register counts down to 0, latency measurement is complete and average latency can be computed using:

Average command latency = Value in $AXIM_EVENT_COUNTER_0/Value$ which was programmed in $AXIM_COUNT_FOR_LATENCY_0$

There are two sets of counters available for gathering statistics. AXIM_EVENT_CAPTURE_COMMAND_1, AXIM_EVENT_CAPTURE_COMMAND_MASK_1, AXIM_EVENT_COUNTER_1, AXIM_COUNT_FOR_LATENCY_1 constitute the second bank of counters and are similar to the above set.

Attribute: RW

Security: Non-secure

Bit field description:

• **CNTR**[31:0] - Counter

63 62 61 60 59 58 57	56 55 54	53 52	51 50	49 48	47 4	6 45	44	43 42	41	40 39	38	37	36	35	34	33	32
					u												

Intel Confidential

117






Table 63 AXIM_COUNT_FOR_LATENCY_1 register

8.3.12 AXIM_ERROR_INTERRUPT_MASK

Interrupt mask register. Individual bit position matches the error bit positions in AXIM_ERROR_INTERRUPT_STATUS. When an INTM bit is set, occurrence of the corresponding error event will not cause an interrupt to be raised. When 1'b0, error event will cause interrupt to be raised.

Attribute: RW

Security: Non-secure

Bit field description:

• E47[47] -

1'b1: Flop Structure Parity Intr Mask

• **M46**[46] -

1'b1: CDDATA Parity Intr Mask

• **M45**[45] -

1'b1: WDATA Parity Intr Mask

• **M44**[44] -

1'b1: AWADDR Parity Intr Mask

• M43[43] -

1'b1: AW Parity Intr Mask

• M42[42] -

1'b1: ARADDR Parity Intr Mask

• **M41**[41] -

1'b1: AR Parity Intr Mask

• M40[40] -

1'b1: Mask interrupt for SIB portcheck error (SIB mode only)

• **M35**[35] -

1'b1: Mask interrupt on csr parity errors

• M34[34] -

1'b1: Mask interrupt on traffic to PG layer

• **M33**[33] -

1'b1: Counter 1 overflow interrupt mask

• **M32**[32] -

1'b1: Counter 0 overflow interrupt mask

M26[26] -

1'b1: Mask interrupt on security check failure for write address range



• **M25**[25] -

1'b1: Mask interrupt on no route found for write address range

• M24[24] -

1'b1: Mask interrupt for write channel

M23[23] -

1'b1: Mask interrupt for write channel

• M22[22] -

1'b1: Mask interrupt for write channel

• **M21**[21] -

1'b1: Mask interrupt for write channel

M20[20] -

1'b1: Mask interrupt for write channel

• M19[19] -

1'b1: Mask interrupt for write channel

• M18[18] -

1'b1: Mask interrupt for write channel

• M17[17] -

1'b1: Mask interrupt for write channel

• **M16**[16] -

1'b1: Mask interrupt for write channel

• **M10**[10] -

1'b1: Mask interrupt on security check failure for read address range

• **M9**[9] -

1'b1: Mask interrupt on no route found for read address range

• M8[8] -

1'b1: Mask interrupt for read channel

• **M**7[7] -

1'b1: Mask interrupt for read channel

• M6[6] -

1'b1: Mask interrupt for read channel

• **M5**[5] -

1'b1: Mask interrupt for read channel

• M4[4] -

1'b1: Mask interrupt for read channel

• **M3**[3] -

1'b1: Mask interrupt for read channel

M2[2] -

1'b1: Mask interrupt for read channel

• **M1**[1] -

1'b1: Mask interrupt for read channel

M0[0] -

1'b1: Mask interrupt for read channel



63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
								u								E47	M46	M45	M44	M43	M42	M41	M40		ι	1		M35	M34	M33	M32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		u			M26	M25	M24	M23	M22	M21	M20	M19	M18	M17	M16			u			M10	М9	M8	М7	M6	M5	M4	М3	M2	M1	M0

Table 64 AXIM_ERROR_INTERRUPT_MASK register

8.3.13 AXIM_ERROR_INTERRUPT_STATUS

These error status bits record the first error event and have to be cleared by writing a 1'b0 before new errors are recorded. For flop structure parity error interrupts, the AXIM_LOG_FLOPPARITY_ERROR register should be cleared by writing it to zero before the flop structure parity interrupt bit is cleared in this register.

Attribute: WZC

Security: Non-secure

Bit field description:

• **E47**[47] -

1'b1: [FATAL] Flop Structure Parity Err

• **E46**[46] -

1'b1: [FATAL] CDDATA Parity Err

• **E45**[45] -

1'b1: [FATAL] WDATA Parity Err

• **E44**[44] -

1'b1: [FATAL] AWADDR Parity Err

• **E43**[43] -

1'b1: [FATAL] AW Parity Err

• **E42**[42] -

1'b1: [FATAL] ARADDR Parity Err

• **E41**[41] -

1'b1: [FATAL] AR Parity Err

• **E40**[40] -

1'b1: [FATAL] Indicates that portcheck detected error (SIB mode only)

• E35[35] -

1'b1: [FATAL] Parity error in configuration/status registers

• **E34**[34] -

1'b1: [FATAL] Traffic sent to a noc layer which is power gate

• E33[33] -

1'b1: Capture counter1 overflow

• E32[32] -

1'b1: Capture counter0 overflow



• E26[26] -

1'b1: [FATAL] Security check failure for write address range or rejected by keepout range

• **E25**[25] -

1'b1: [FATAL] No route found for write address range

• E24[24] -

1'b1: [FATAL] Unexpected narrow write detected

• **E23**[23] -

1'b1: [FATAL] Write WRAP not equal to supported cacheline size

• E22[22] -

1'b1: Write response timeout

• **E21**[21] -

1'b1: [FATAL] Write address multi-hit

• **E20**[20] -

1'b1: [FATAL] Write exclusive split

• E19[19] -

1'b1: Non modifiable WRAP

• **E18**[18] -

1'b1: Write slave error

• E17[17] -

1'b1: Write address decode error from slave

• **E16**[16] -

1'b1: Local write address decode error

• **E10**[10] -

1'b1: [FATAL] Security check failure for read address range or rejected by keepout range

• **E9**[9] -

1'b1: [FATAL] No route found for read address range

• **E8**[8] -

1'b1: [FATAL] Unexpected narrow read detected

• E7[7] -

1'b1: [FATAL] Read WRAP not equal to supported cacheline size: A WRAP command of unsupported cache line size was detected

• **E6**[6] -

1'b1: Read response timeout: Read response timeout occurred. With timeout enabled, a response wasn't received within the expected interval

• **E5**[5] -

1'b1: [FATAL] Read address multi-hit: An AR command matched against multiple entries in the address table

• **E4**[4] -

1'b1: [FATAL] Read exclusive split: An AR command of FIXED burst type was detected

• **E3**[3] -

1'b1: Non modifiable WRAP: A WRAP command marked as non-modifiable (ARCACHE[0]=0) was detected



• **E2**[2] -

1'b1: Read slave error: A slave error response was received from a slave device

• **E1**[1] -

1'b1: Read address decode error from slave: A decode error response was received from a slave device

• **E0**[0] -

1'b1: Local read address decode error: ARADDR did not find a match in the master bridges address table and a decode error was issued

63 62 61 60 59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
				u								E47	E46	E45	E44	E43	E42	E41	E40		ι	1		E35	E34	E33	E32
31 30 29 28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
u	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16			u			E10	E9	E8	E7	E6	E5	E4	ЕЗ	E2	E1	E0

Table 65 AXIM_ERROR_INTERRUPT_STATUS register

8.3.14 AXIM_EVENT_CAPTURE_ADDR

This register is part of statistics gathering on the AR and AW command channels. This is the address value which is checked against AR, AW command channels in conjunction with the mask below to filter commands for statistics gathering.

Attribute: RW

Security: Non-secure

Bit field description:

• **CAPTURE_ADDR**[63:0] - Capture address




Table 66 AXIM_EVENT_CAPTURE_ADDR register

8.3.15 AXIM_EVENT_CAPTURE_ADDR_MASK

If command address on the AR, AW channel logically ANDed with this mask is equal to the value specified in AXIM_EVENT_CAPTURE_ADDR, then an address match has occurred. Note that only lowest significant bits equal to the master's address width are used in the comparison.

Attribute: RW



Security: Non-secure

Bit field description:

• CAPTURE_ADDR_MASK[63:0] - Capture address mask




Table 67 AXIM_EVENT_CAPTURE_ADDR_MASK register

8.3.16 AXIM_EVENT_CAPTURE_COMMAND_0

Values of command fields/pins that are compared against AR, AW, R, W channel interface signals to filter commands/events for statistics gathering. Two selections can be made for statistics gathering, counting filtered commands or measuring latency of filtered commands.

Attribute: RW

Security: Non-secure

Bit field description:

• TYP[32] -

1'b1: Count response latency of captured command

1'b0: Count captured command

• INTFID[30:28] -

011: W (for captured event only)

010: R (for captured event only)

001: AW (for captured event or response latency)

000: AR (for captured event or response latency)

VAL[25] -

1'b1: Valid

• RDY[24] -

1'b1: Ready

• LOC[23] -

1'b1: Lock

- **PROT**[22:20] Prot
- **QOS**[19:16] QoS
- **CACHE**[15:12] Cache
- **BAR**[9:8] Bar
- **DOMAIN**[5:4] Domain



• **SNOOP**[3:0] - Snoop

63 62 61 60 59 58	57	56	55	54 53 5	2 51	1 50 49	48	47 46	45	44 4	43 42	41 4	10 39	38	37	36	35	34 33	32
						1	u												TYP
31 30 29 28 27 26	25	24	23	22 21 2	0 19	9 18 17	16	15 14	13	12 1	11 10	9	8 7	6	5	4	3	2 1	0
u INTFID u	VAL	RDY	LOC	PROT		QOS		CA	CHE		u	BA	R	u	DOM	IAIN		SNO	OP

Table 68 AXIM_EVENT_CAPTURE_COMMAND_0 register

8.3.17 AXIM_EVENT_CAPTURE_COMMAND_1

Values of command fields/pins that are compared against AR, AW, R, W channel interface signals to filter commands/events for statistics gathering. Two selections can be made for statistics gathering, counting filtered commands or measuring latency of filtered commands.

Attribute: RW

Security: Non-secure

Bit field description:

• TYP[32] -

1'b1: Count response latency of captured command

1'b0: Count captured command

• INTFID[30:28] -

001: AW (can count captured event or response latency)

000: AR (can count captured event or response latency)

• VAL[25] -

1'b1: Valid

• RDY[24] -

1'b1: Ready

• LOC[23] -

1'b1: Lock

- **PROT**[22:20] Prot
- **QOS**[19:16] QoS
- CACHE[15:12] Cache
- **BAR**[9:8] Bar
- **DOMAIN**[5:4] Domain
- **SNOOP**[3:0] Snoop

63 62 61 60 59 58 57	56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 3	4 33 32
	u	TYP



31 30 29 28 27 26	25 24	23 22	21 20	19 18 17	16	15 14	13 1	12 1	1 10	9	8	7	6	5	4	3	2	1	0
u INTFID u	VAL RDY	LOC P	ROT	QOS		CA	CHE		u	BA	R	u	Г	OOM	AIN		SN	001	Р

Table 69 AXIM_EVENT_CAPTURE_COMMAND_1 register

8.3.18 AXIM_EVENT_CAPTURE_COMMAND_MASK_0

If Command fields on AR, AW channel logically ANDed with this mask are equal to the corresponding command field values in AXIM_EVENT_CAPTURE_COMMAND_0 then a command match has occurred. Address and command value match occurring together constitute events for the statistics counters.

Attribute: RW

Security: Non-secure

Bit field description:

- NRW[31] -
 - 1'b1: Narrow
- **SPL**[30] -
 - 1'b1: Split
- **SPLHZ**[29] -
 - 1'b1: SplitHaz
- ORDHZ[28] -
 - 1'b1: OrderHaz
- MXOUT[27] -
 - 1'b1: MaxOutst
- **PWR**[26] -
 - 1'b1: Power
- VAL[25] -
 - 1'b1: Valid
- RDY[24] -
- 1'b1: Ready
- LOC[23] -
 - 1'b1: Lock
- **PROT**[22:20] Prot
- **QOS**[19:16] QoS
- **CACHE**[15:12] Cache
- DECER[11] -
 - 1'b1: DecErr
- NOCWT[10] -
 - 1'b1: NocWait
- **BAR**[9:8] Bar



- **DOMAIN**[5:4] Domain
- **SNOOP**[3:0] Snoop

63	62	61	60	59	58	57	56	55	54 53 52	2 5	51 50 49	48	47 46	45 44	43	42	41	40	39	38	37 3	86	35 34 33 32
											u												
31	30	29	28	27	26	25	24	23	22 21 20	0 1	19 18 17	16	15 14	13 12	11	10	9	8	7	6	5	4	3 2 1 0
NRW	SPL	SPLHZ	ORDHZ	MXOUT	PWR	VAL	RDY	LOC	PROT		QOS		CAC	HE	DECER	NOCWT	BA	R	u	ıI	DOMA	IN	SNOOP

Table 70 AXIM_EVENT_CAPTURE_COMMAND_MASK_0 register

8.3.19 AXIM_EVENT_CAPTURE_COMMAND_MASK_1

If Command fields on AR, AW channel logically ANDed with this mask are equal to the corresponding command field values in AXIM_EVENT_CAPTURE_COMMAND_0 then a command match has occurred. Address and command value match occurring together constitute events for the statistics counters.

Attribute: RW

Security: Non-secure

Bit field description:

• NRW[31] -

1'b1: Narrow

• **SPL**[30] -

1'b1: Split

• SPLHZ[29] -

1'b1: SplitHaz

• ORDHZ[28] -

1'b1: OrderHaz

• MXOUT[27] -

1'b1: MaxOutst

• PWR[26] -

1'b1: Power

• VAL[25] -

1'b1: Valid

• RDY[24] -

1'b1: Ready

• LOC[23] -

1'b1: Lock

- **PROT**[22:20] Prot
- **QOS**[19:16] QoS
- CACHE[15:12] Cache



• **DECER**[11] -

1'b1: DecErr

• NOCWT[10] -

1'b1: NocWait

- **BAR**[9:8] Bar
- **DOMAIN**[5:4] Domain
- **SNOOP**[3:0] Snoop




Table 71 AXIM_EVENT_CAPTURE_COMMAND_MASK_1 register

8.3.20 AXIM_EVENT_COUNTER_0

32-bit counter which is used to count the captured statistics events. This counter can hold the count of commands filtered on the AR, AW channels. When measuring command latency, this counter holds the denominator or sum of number of cycles between command and response for multiple commands over which latency is measured.

Attribute: RW

Security: Non-secure

Bit field description:

• **CNTR**[31:0] - Counter




Table 72 AXIM_EVENT_COUNTER_0 register

8.3.21 AXIM_EVENT_COUNTER_1

32-bit counter which is used to count the captured statistics events. This counter can hold the count of commands filtered on the AR, AW channels. When measuring command latency, this counter holds the denominator or sum of number of cycles between command and response for multiple commands over which latency is measured.



Attribute: RW

Security: Non-secure

Bit field description:

• **CNTR**[31:0] - Counter




Table 73 AXIM_EVENT_COUNTER_1 register

8.3.22 AXIM_EVENT_STATUS

When reordering is disabled on the master bridge, hazard stall occurs if the master tries to access a new slave device while response from a different slave is outstanding on the same AID.

This is because the responses can arrive out of order and the bridge is not equipped to correct the order. Without re-order buffers, hazard stalls also occur if a new large command needs to be split while there are older commands outstanding, or a large command just finished sending all its split segments but all responses have not returned yet.

When reordering is enabled, stall due to hazard occurs if a new command arrives, whose NoC QoS is different from the NoC QoS of commands outstanding on that AID.

Attribute: R

Security: Non-secure

Bit field description:

• **AWO**[7] -

1'b1: Write commands are outstanding to the slave specified in OSSLV register

ARO[6] -

1'b1: Read commands are outstanding to the slave specified in OSSLV register

• **AWS**[5] -

1'b1: AW channel is stalled on hazard

• ARS[4] -

1'b1: AR channel is stalled on hazard

• **WOE**[3] -

1'b1: There are no write commands outstanding from the attached master device



• ROE[2] -

1'b1: There are no read commands outstanding from the attached master device

• WOF[1] -

1'b1: Maximum supported number of write commands are outstanding waiting for response and no more requests can be accepted

1'b0: Master bridge can accept more write requests

• ROF[0] -

1'b1: Maximum supported number of read commands are outstanding waiting for response and no more requests can be accepted

1'b0: Master bridge can accept more read requests




Table 74AXIM_EVENT_STATUS register

8.3.23 AXIM_INJECT_FLOPPARITY_ERROR

Error injection register for flop structure parity errors. This register is readable/writeable by software and used by hardware to inject errors.

Attribute: RW

Security: Secure access only

Bit field description:

• R_CPKT_FIFO_ERR_INJ[14] -

1'b1: Inject parity error in R channel cpkt fifo.

• CRID_FIFO_ERR_INJ[13] -

1'b1: Inject parity error in CRCD channel CRID fifo.

• RACK_FIFO_ERR_INJ[12] -

1'b1: Inject parity error in ACK channel RACK fifo.

• WACK_FIFO_ERR_INJ[11] -

1'b1: Inject parity error in ACK channel WACK fifo.

• RXFIFO_ERR_INJ[10] -

1'b1: Inject parity error in rx fifo specified by RXFIFO_LAYER and RXFIFO_VC.

- **RXFIFO_LAYER**[9:6] Rx Layer to force fifo parity error on
- **RXFIFO_VC**[5:4] Rx Virtual Channel to force fifo parity error on
- WROB_ERR_INJ[3] -

1'b1: Inject parity error in wrob



130

RROB_ERR_INJ[2] -

1'b1: Inject parity error in rrob

• WIDTBL_ERR_INJ[1] -

1'b1: Inject parity error in widtbl

• **RIDTBL_ERR_INJ**[0] -

1'b1: Inject parity error in ridtbl

6 6 6 6 5 5 5 5 5 5 5 5 5 5 4 4 4 3 2 1 0 9 8 7 6 5 5 4 3 2 1 0 9 8 7	46	45	44	43	42	4 4 3 3 1 0 9 8	37 36	35	34	33	32
				u							
3 3 2 2 2 2 2 2 2 2 2 2 2 1 <td>14</td> <td>13</td> <td>12</td> <td>11</td> <td>10</td> <td>9 8 7 6</td> <td>5 4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td>	14	13	12	11	10	9 8 7 6	5 4	3	2	1	0
u	R_CPKT_FIFO_	CRID_FIFO_			_	RXFIFO_LA			_	WIDTBL_E	RIDTBL_E
	ERR_INJ	ERR_INJ	ERR_INJ	ERR_INJ	RR_INJ	YER	_VC	R_INJ	R_INJ	RR_INJ	RR_INJ

Table 75 AXIM_INJECT_FLOPPARITY_ERROR register

8.3.24 AXIM_LOG_FLOPPARITY_ERROR

Error logging register for flop structure parity errors. Identify the flop structure that suffered the parity error. If a flop structure parity error occurs, this register should be cleared by writing zeros to it before the interrupt register is cleared.

Attribute: WZC

Security: Non-secure

Bit field description:

- R_CH_CPKT_FIFO_PARITY_ERR[14] R Channel Cpkt Fifo Parity Error
- CRCD_CH_CRID_FIFO_PARITY_ERR[13] CRCD Channel Crid Fifo Parity Error
- ACK_CH_RACK_FIFO_PARITY_ERR[12] Ack Channel Rack Fifo Parity Error
- ACK_CH_WACK_FIFO_PARITY_ERR[11] Ack Channel Wack Fifo Parity Error
- RXFIFO_PARITY_ERR_LAYER[10:7] Rx Fifo Parity Error Layer
- RXFIFO_PARITY_ERR_VC[6:5] Rx Fifo Parity Error Virtual Channel
- RXFIFO_PARITY_ERR[4] Rx Fifo Parity Error
- WROB_PARITY_ERR[3] Write Response Buffer Parity Error
- RROB_PARITY_ERR[2] Read Response Buffer Parity Error
- WIDTBL_PARITY_ERR[1] Write Aidtbl Parity Error
- **RIDTBL_PARITY_ERR**[0] Read Aidtbl Parity Error

6 6 6 6 5 5 5 5 5 5 5 5 5 5 4 4 4 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7	46	45	44	43	42 41 40 39 38	37	36	35	34	33	32
				u							

Intel Confidential



3 3 2 2 2 2 2 2 2 2 2 1 <th>14</th> <th>13</th> <th>12</th> <th>11</th> <th>10</th> <th>9</th> <th>8</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th>	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
u		CRCD_CH_CRI D_FIFO_PARIT Y_ERR		ACK_CH_WAC K_FIFO_PARITY _ERR	I RXFIEO PARIT I		RXFIF RITY_ V	ERR_	_	WROB_P ARITY_E RR		WIDTBL_ PARITY_ ERR	RIDTBL_ PARITY_ ERR		

Table 76 AXIM_LOG_FLOPPARITY_ERROR register

8.3.25 AXIM_NOC_VERSION_ID

Version identifier for the NoC. This read-only register is available only on the regbus master. This register is not available on other master bridges and access will result in decode error response.

Attribute: R

Security: Non-secure

Bit field description:

• NOC_VERSION_ID[31:0] - NoC version ID



Table 77 AXIM_NOC_VERSION_ID register

8.3.26 AXIM_RESPONSE_TIMEOUT_CONTROL

This register is used to configure response timeouts.

AXIM_RESPONSE_TIMEOUT_CONTROL[8] (En) needs to be set for timeout tracking to be enabled. When this bit is 1'b0, no timestamps are recorded to generate timeout interrupts. A 64-bit free running counter is used to time the response interval.

AXIM_RESPONSE_TIMEOUT_CONTROL[5:0] (TI) specifies the lower bit index into this counter, from where 2-bits are picked up and recorded as the arrival time stamp of every incoming AR and AW command. If response for a command does not return before the current time stamp rolls to arrival time stamp minus 1, the response is assumed to have timed out and an interrupt is raised along with the slave ID to which the timed out request was sent.

When changing the TI field, first write to the register with the En field cleared, then write a second time with the TI field to its new value, then a 3rd write to restore the En field to Enabled. During this update while the En field is cleared, existing timers will cancelled, and new timer starts will be inhibited.

Intel Confidential

131



Attribute: RW

Security: Secure access only

Bit field description:

• EN[8] -

1'b1: Enabled timeout tracking, a 64-bit free running counter is used to time the response interval.

1'b0: No timestamps are recorded to generate timeout interrupts

• **TI**[5:0] - Timer index, index of a 64-bit counter from where timestamp is picked. The register value has to be 'd62 or smaller.




Table 78 AXIM_RESPONSE_TIMEOUT_CONTROL register

8.3.27 AXIM_RESPONSE_TIMEOUT_SLAVEID

AR slvid and AW slvid fields indicate slave IDs to which a read, write response timeout was detected.

Note that slvid encoding is not same as the bridge ID of the slave. NocStudio provides a table mapping the slvids to the actual slave ports accessible from the master bridge.

Attribute: R

~ . ..

Security: Non-secure

Bit field description:

- AW_SLVID[31:16] Slave ID of timed out AW request
- AR_SLVID[15:0] Slave ID of timed out AR request




Table 79 AXIM_RESPONSE_TIMEOUT_SLAVEID register



8.3.28 AXIM_ERROR_INTERRUPT_SVRTY

Interrupt Severity Register. Individual bit position matches the error bit positions in AXIM_ERROR_INTERRUPT_STATUS. When an INT severity bit is set, occurrence of the corresponding error event will cause a fatal interrupt to be raised. When not set (1'b0), error event will cause non-fatal interrupt to be raised.

Attribute: RW

Security: Secure access only

Bit field description:

• S47[47] -

1'b1: Flop Structure Parity interrupt severity is Fatal.

1'b0: Flop Structure Parity interrupt severity is Non-Fatal.

• **S46**[46] -

1'b1: CDDATA Parity interrupt severity is Fatal.

1'b0: CDDATA Parity interrupt severity is Non-Fatal.

• **S45**[45] -

1'b1: WDATA Parity interrupt severity is Fatal.

1'b0: WDATA Parity interrupt severity is Non-Fatal.

• S44[44] -

1'b1: AWADDR Parity interrupt severity is Fatal.

1'b0: AWADDR Parity interrupt severity is Non-Fatal.

• **S43**[43] -

1'b1: AW Parity interrupt severity is Fatal.

1'b0: AW Parity interrupt severity is Non-Fatal.

• S42[42] -

1'b1: ARADDR Parity interrupt severity is Fatal.

1'b0: ARADDR Parity interrupt severity is Non-Fatal.

• **S41**[41] -

1'b1: AR Parity interrupt severity is Fatal.

1'b0: AR Parity interrupt severity is Non-Fatal.

• S40[40] -

1'b1: SIB portcheck error (SIB mode only) interrupt severity is Fatal.

1'b0: SIB portcheck error (SIB mode only) interrupt severity is Non-Fatal.

• **S35**[35] -

1'b1: CSR parity errors interrupt severity is Fatal.

1'b0: CSR parity errors interrupt severity is Non-Fatal.

• S34[34] -

1'b1: Traffic to PG layer interrupt severity is Fatal.

1'b0: Traffic to PG layer interrupt severity is Non-Fatal.



• **S33**[33] -

1'b1: Counter 1 overflow interrupt severity is Fatal.

1'b0: Counter 1 overflow interrupt severity is Non-Fatal.

• **S32**[32] -

1'b1: Counter 0 overflow interrupt severity is Fatal.

1'b0: Counter 0 overflow interrupt severity is Non-Fatal.

• S26[26] -

1'b1: Security check failure for write address range interrupt severity is Fatal.

1'b0: Security check failure for write address range interrupt severity is Non-Fatal.

• **S25**[25] -

1'b1: No route found for write address range interrupt severity is Fatal.

1'b0: No route found for write address range interrupt severity is Non-Fatal.

• S24[24] -

1'b1: Write channel interrupt severity is Fatal.

1'b0: Write channel interrupt severity is Non-Fatal.

• **S23**[23] -

1'b1: Mask interrupt for write channel severity is Fatal.

1'b0: Mask interrupt for write channel severity is Non-Fatal.

• **S22**[22] -

1'b1: Write channel interrupt severity is Fatal.

1'b0: Write channel interrupt severity is Non-Fatal.

• **S21**[21] -

1'b1: Write channel interrupt severity is Fatal.

1'b0: Write channel interrupt severity is Non-Fatal.

• **S20**[20] -

1'b1: Write channel interrupt severity is Non-Fatal.

1'b0: Write channel interrupt severity is Non-Fatal.

• **S19**[19] -

1'b1: Write channel interrupt severity is Fatal.

1'b0: Write channel interrupt severity is Non-Fatal.

• **S18**[18] -

1'b1: Write channel interrupt severity is Fatal.

1'b0: Write channel interrupt severity is Non-Fatal.

• **S17**[17] -

1'b1: Write channel interrupt severity is Fatal.

1'b0: Write channel interrupt severity is Non-Fatal.

• **S16**[16] -

1'b1: Write channel interrupt severity is Fatal.

1'b0: Write channel interrupt severity is Non-Fatal.

• S10[10] -

1'b1: Interrupt on security check failure for read address range severity is Fatal.

1'b0: Interrupt on security check failure for read address range severity is Non-Fatal.



• **S9**[9] -

1'b1: Interrupt on no route found for read address range severity is Fatal.

1'b0: Interrupt on no route found for read address range severity is Non-Fatal.

• **S8**[8] -

1'b1: Interrupt for read channel severity is Fatal.

1'b0: Interrupt for read channel severity is Non-Fatal.

• **S7**[7] -

1'b1: Interrupt for read channel severity is Fatal.

1'b0: Interrupt for read channel severity is Non-Fatal.

• **S6**[6] -

1'b1: Interrupt for read channel severity is Fatal.

1'b0: Interrupt for read channel severity is Non-Fatal.

• **S5**[5] -

1'b1: Interrupt for read channel severity is Fatal.

1'b0: Interrupt for read channel severity is Non-Fatal.

• S4[4] -

1'b1: Interrupt for read channel severity is Fatal.

1'b0: Interrupt for read channel severity is Non-Fatal.

• **S3**[3] -

1'b1: Interrupt for read channel severity is Fatal.

1'b0: Interrupt for read channel severity is Non-Fatal.

• **S2**[2] -

1'b1: Interrupt for read channel severity is Fatal.

1'b0: Interrupt for read channel severity is Non-Fatal.

• **S1**[1] -

1'b1: Interrupt for read channel severity is Fatal.

1'b0: Interrupt for read channel severity is Non-Fatal.

• **S0**[0] -

1'b1: Interrupt for read channel severity is Fatal.

1'b0: Interrupt for read channel severity is Non-Fatal.

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
								u								S47	S46	S45	S44	S43	S42	S41	S40		ι	1		S35	S34	S33	S32
3:	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		u			S26	S25	S24	S23	S22	S21	S20	S19	S18	S17	S16	u			u S10 S9 S8 S7 S6 S5						S5	S4	S3	S2	S1	S0	

Table 80 AXIM_ERROR_INTERRUPT_SVRTY register.



9 APPENDIX A: NETSPEED STREAMING INTERFACE PROTOCOL

This section describes NetSpeed Streaming Interface Protocol (NSIP) and streaming bridge that connects a streaming host port device to the NoC via streaming bridge. NSIP provides a flexible and simple interface to the SoC IPs by allowing up to four bi-directional interfaces at each host port. Each interface uses separate data bus and credit-based flow control signals and can receive and transmit messages simultaneously. Each message may be composed of multiple data beats. In each cycle, a single data beat is transmitted or received at an interface, containing a fixed number of data bits equal to the interface data width. The data width of the transmitting and receiving interfaces are independently configurable and must be power of two multiples of their cell size.

Cell size can be a system-wide constant indicating a common denominator for data sizes. Upsizing and downsizing of data happens on power-of-2 multiples of the cell size. For a system with more than one cell size, where interface data width is specified in terms of one of the cell sizes, and communication only happens between interfaces that share a cell size, the cell size property can be set to -1 to indicate that NocStudio should allow multiple cell sizes. Each physical network (a.k.a. layer) can only support one cell size.

Outgoing message data from each host port's TX interface are packetized into NoC packets for injection into the NoC and ejected packets from the NoC are de-packetized into message data beats delivered to the destination RX interface. A single NSIP host port may have both transmitting and receiving interfaces, in the following sections we describe the transmitter and receiver interface behaviors.

9.1 NSIP Transmitter

A host port with transmitting NSIP interfaces can use up to four independently flow controlled interfaces, named a, b, c, and d. Each TX interface has its own specified data width which is a power of 2 multiple of the system wide specified cell size. Each TX interface may transmit messages that are composed of one or more data beats – each data beat is transmitted in a single cycle. Data beats are always equal to the data width of the TX interface and are marked with SOP and EOP bits indicating the start of a message and end of the message, respectively. Multiple messages may not interleave on a TX interface, however there may be any number of idle cycles on a TX interface between successive data beats of same of different messages. Furthermore, any combination of the RX interfaces may receive data beats simultaneously.

Intel Confidential



NSIP protocol supports a 4-bit QoS that can be transmitted along with each transmitted message. The QoS indicates the Quality-of-Service level of the message and must stay the same for every data beat of the message. In CFG IP, each QoS levels are isolated from each other and has a 2-bit associated priority. Furthermore, each QoS level may have an associated weight at every host port. In CFG NoC IP, the weights are programmable.

A transmitting host port's interface is allowed to transmit to any other host port's interface. Therefore, each transmitted message must also include an 8-bit destination id, indicating a system wide identifier for each destination host port in the system, and 2-bits indicating the destination interface. These 10-bits must stay the same for all data beats of a message. Host port identifiers are system wide unique values (it can be user assigned for each host port in NocStudio environment; if unassigned for a host port then NocStudio automatically assigns unique identifiers).

For flow control, each TX interface uses a separate flow control. The flow control is credit based and occurs at each interface between the transmitting host port and the streaming bridge. For each interface, streaming bridge contains a flow control FIFO for storing the transmitted data beats at the TX interface. The TX host port is expected to maintain a credit counter per interface and is allowed to transmit data beats only when it has credits available for the respective interface. Upon transmitting a data beat, the host port is expected to decrement its credit counter value. When streaming bridge reads data beats from an interface FIFO, it returns the credit back to the TX host port for the respective interface, which is expected to increment the interface's credit counter by one. This is illustrated in Figure 46.

NSIP protocol does not allow interleaving of data beats of different packets at a TX interface.

9.1.1 NSIP TX Signals

The following tables describe the interface pins on a streaming bridge that connects to a streaming host port. Configuration, clocks and reset signals are separately described in the next section.

<Bridge name> is a unique bridge name, which connects a specific host port on a specific host to the NoC. <N> identifies the interface on a streaming bridge; it is one of {a, b, c, d}.

Table 81 NoC Streaming Bridge TX signals from Streaming Host port to NoC

Signal Name	Direction	Width
Host port egress interface * to NoC		

Intel Confidential

137



host_dest_hp_< <i>Bridge name</i> >_< <i>N</i> >	IN	8-bit (destination host port id)
host_dest_int_< <i>Bridge name>_<n></n></i>	IN	2-bit (destination interface id)
host_xfer_qos_< <i>Bridge name</i> >_< <i>N</i> >	IN	4-bit
host_beat_valid_< <i>Bridge name</i> >_< <i>N</i> >	IN	1-bit
host_beat_sop_< <i>Bridge name</i> >_< <i>N</i> >	IN	1-bit
host_beat_eop_ <bridge name="">_<n></n></bridge>	IN	1-bit
host_beat_mcpkt_ <bridge name="">_<n></n></bridge>	IN	1-bit (when multicast enabled)
host_beat_mcdst_< <i>Bridge name</i> >_< <i>N</i> >	IN	Number of mcast destinations (when multicast enabled)
host_beat_data_< <i>Bridge name</i> >_< <i>N</i> >	IN	Power of 2 x cell_size based on NocStudio specification.
noc_host_credit_inc_< <i>Bridge name>_</i> < <i>N></i>	OUT	1-bit

9.1.2 NSIP TX Timing Diagram

Figure given below shows an example timing diagram of three single-beat transactions at TX Bridge




Figure 42: Timing of Single beat transactions at TX Bridge

Figure given below shows an example timing diagram of multi-beat transactions at TX Bridge






Figure 43: Timing of Multi beat transactions at TX Bridge

9.2 NSIP RECEIVER

A host port with receiving NSIP interfaces can use up to four independently flow controlled interfaces, named a, b, c, and d. Just like TX interfaces, each RX interface has its own specified data width which is a power of 2 multiple of its cell size. Each RX interface may receive messages that are composed of one or more data beats – each data beat is received in a single cycle. Data beats are always equal to the data width of the RX interface and are marked with SOP and EOP bits indicating the start of a message and end of the message, respectively. Multiple messages may not interleave on a RX interface, however there may be any number of idle cycles on a RX interface between successive data beats of same of different messages. Furthermore, any combination of the RX interfaces may receive data beats simultaneously.

The 4-bit QoS value is not available at the RX interface; thus, the QoS at TX interfaces is intended only for the NoC consumption. Furthermore, the 8-bit destination identifier and 2-bit interface is not available at the RX interfaces, as these are implicit at each RX interface. Just like TX interfaces, each RX interface uses a separate credit-based flow control between the receiving host port and the streaming bridge. However, unlike TX interfaces, the flow control FIFO for each RX interface is present at host side within the host port, in which the data beats received by the host port are stored. At the NoC side, the streaming bridge maintains a credit counter per RX interface and is allowed to send data beats to a host port RX interface only when it has credits available for the respective interface; credit counter is decremented by one every time a data beat is sent. When host port reads data beats from one of its RX interface FIFOs, it is expected to return the credit back to the streaming bridge for the respective interface, which increments the interface's credit counter by one. This is illustrated in Figure 46.



NSIP protocol does not allow interleaving of data beats of different messages at a RX interface.

9.2.1 NSIP RX Signals

Following table describes the signals at the host port side of a rx streaming bridge.

Table 82 NoC Streaming Bridge RX signals from NoC to Streaming Host port

Signal Name	Direction	Width
Host port ingress interface * from NoC		
noc_beat_valid_< <i>Bridge name</i> >_< <i>N</i> >	OUT	1-bit
noc_beat_sop_< <i>Bridge name</i> >_< <i>N</i> >	OUT	1-bit
noc_beat_eop_< <i>Bridge name</i> >_< <i>N</i> >	OUT	1-bit
noc_beat_data_< <i>Bridge name</i> >_< <i>N</i> >	OUT	Power of 2 x cell_size based on NocStudio specification.
noc_bridge_credit_inc_< <i>Bridge name</i> >_< <i>N</i> >	IN	1-bit

9.2.2 NSIP RX Timing Diagram

Figure given below shows an example timing diagram of single-beat transactions at RX bridge




Figure 44: Timing of Single beat transactions at RX Bridge

Figure given below shows an example timing diagram of multi-beat transactions at RX Bridge

Intel Confidential






Figure 45: Timing of Multi beat transactions at RX Bridge

9.3 CREDIT BASED FLOW CONTROL AT TX AND RX INTERFACES

In this section we illustrate the credit-based flow control logic at TX and RX interfaces of NSIP host port in Figure 46. While the overall flow control logic is identical at TX and RX interfaces, the logic is partitioned between credit control logic and flow control FIFO differently at the RX and TX interfaces. At TX interface host port is responsible for containing and managing the credit counters for each interface and NoC contains and manages the flow control FIFOs. At RX interfaces roles are reversed.




Figure 46: Credit based flow control at TX and RX interfaces of NSIP agents.

Note that the at TX interfaces, the credit control logic is present at the host port while at RX interfaces, the flow control FIFO is present at the host port

Intel Confidential



Figure given below shows the timing diagram of multi-beat transactions with Credit flow control at TX Bridge




Figure 47: Timing of Multi beat transaction with credit flow control at TX Bridge

Figure given below shows the timing diagram of multi-beat transactions with Credit flow control at RX Bridge




Figure 48: Timing of Multi beat transaction with credit flow control at RX Bridge

9.4 WIDTH RATIOS AND CONVERSION SUMMARY


Following list summarizes the streaming interface data width restrictions and constraints on the RX and TX communicating interfaces.

- Each host port interface's data width must be power of two multiples of cell_size.
- The minimum and maximum width of interfaces is 1x cell_size and 64x cell_size, respectively.
- Interfaces may be marked as single beat or multi beat.
- A single beat interface must always receive or transmit single beat messages.



- A single beat interface must only communicate with single beat interfaces.
- A multi beat interface must only communicate with multibeat interfaces.
- Any two host port interfaces marked as single beat may communicate with each other only if they have same data width.
- Any two host port interfaces marked as multibeat may communicate with each other irrespective of their data width.
- A host port may have any combination of up to four TX and up to four RX active interfaces, and each interface may have any allowed width and single beat property.

The allowed communication between different interfaces marked as single beat or multibeat and having different widths are illustrated between in Figure 49.



Allowed communication between TX and Rx interfaces Disallowed communication between TX and Rx interfaces with the highlighted single/multibeat prop and widths with the highlighted single/multibeat prop and widths

Figure 49 Four TX interfaces (left) and four RX interface (right) that may and may not communicate with each other based on interface widths and single beat prop

When a TX interface communicates with a RX interface with different width (none of them can be single beat), TX message data beats undergo width conversion before being delivered at the RX interfaces. If TX interface is wider than the RX interface then, each TX data beat is split into r data beats, where r is the interface width ratio, width (TX)/width (RX). This number is always a power of 2 value as interface widths are always a power of 2 value. When TX interface is narrower than the RX interface then beginning from the SOP data beat, each successive data beats of up to t beats of a message at the TX interface are combined into a single data beat delivered at the RX interface, where t is the interface width ratio width (RX)/width (TX). If the number of TX data beats modulo t is not zero, then the last succession of combined TX data beats would contain less than t TX data beats. In this case, valid TX beats are combined and the invalid beat locations have random content.



Below is an example to illustrate the width conversion of a message from a narrow TX interface to a wide RX interface, assuming that the TX message is composed of seven data beats and width ratio is four.




Figure 50 Illustration of width conversion of data beats of a message in NSIP protocol from a narrow TX interface to a wide RX interface

Wide TX to narrow RX width conversion is identical.

9.5 ORDERING REQUIREMENTS

All message with the same QoS value transmitted from a host port's TX interface to another host port's RX interface must be delivered in the transmitted order at the RX interface.

Messages with different QoS values between same source and destination host ports interfaces are not required to be ordered.

9.6 NetSpeed Streaming Bridge Overview

This section describes the NetSpeed Streaming Bridge functionality and how it is used in NocStudio to interface with streaming host port devices and how communication between various streaming interfaces is specified.

At TX side, streaming bridge maps the transmitted messages at TX interfaces by host ports to NoC layers and VCs by looking up a VC mapping table (a VC mapping tables exists at each transmitting streaming bridge). The bridge also performs the route computation and provides



the needed infrastructure for the end-to-end QoS (fixed priority as well as the weights) enforcement. At RX side, streaming bridge simply delivered the NoC messages to the host port interfaces. A high-level diagram of streaming bridge is shown in Figure 51. There are up to four TX and up to four RX interfaces to the host port. These interfaces are named a, b, c, and d. On the NoC side, a streaming bridge may connect to up to 8 NoC layers, *i.e.* 8 routers ports, a router from each layer. Each router port may have up to 4 VCs indicated by vc0, vc1, vc2, and vc3. TX part of the bridge sends data from host port to NoC, and RX part does the opposite.




Figure 51 NetSpeed streaming bridge Interfaces to host port and to NoC

9.6.1 Functions of Transmitting (TX) Streaming Bridge

A transmitting streaming bridge performs the following functions.

- 1. Maps outgoing messages from host port TX interface to NoC layer and VC.
- 2. Determine route for the message.
- 3. Packetizes the message into NoC packets.
- 4. Implements QoS functions, both strict priority and weighted bandwidth.
- 5. Implements the credit-based flow control at the host port TX interfaces.
- 6. Implements the flow control at the router side.
- 7. Performs arbitration between the interfaces if they contend for the same VC and/or NoC layer.

9.6.2 Functions of Receiving (RX) Streaming Bridge

A receiving streaming bridge performs the following functions.

- 1. De-packetizes NoC packets into messages and deliver at the host port RX interfaces.
- 2. Implements the flow control at the router side.
- 3. Implements the credit-based flow control at the RX host port interfaces.
- 4. Performs arbitration between VC and/or NoC layer if they contend for the same interface.



9.7 ADDING STREAMING BRIDGE AND TRAFFIC IN NOCSTUDIO

Below is an illustration of an example of adding hosts with streaming host ports with different number of interfaces and using *add_traffic* to add a request and response messages between the host port's interfaces.




Figure 52 Illustration of a NoC with streaming host ports and traffic between them

Here two hosts named hn1 and hn2 are added. Each has a single host port named *pn* of protocol type stream, and they have a,b,c and c,d interfaces, respectively. Traffic is added which consists of a request and response. hn1/pn makes a request message at interface b to destination hn2/pn's interface c. hn2/pn responds with a response message at interface d which is sent to the interface b of hn1/pn. Notice that the response message may be sent by and destined to a different interface than the interface from where the request message has arrived from. Host hn2 in this case must be able to determine the correct destination and put this information in the response message so that NoC can deliver it correctly. Alternatively, such traffic may be added as two separate add_traffic commands, one for request and one for response, as shown below:

```
add_traffic hn1/pn.b 0.1 1 4 10 hn2/pn.c add_traffic hn2/pn.d 0.2 1 2 10 hn1/pn.b add_dep hn2/pn.c hn2/pn.d
```

Notice that here an additional *add_dep* command is used to indicate to NocStudio that the second message is a response of the first message, and that the second message may backpressure the first message. add_dep command must be used to correctly specify the dependencies between



various interfaces of streaming bridges to ensure that the resulting NoC constructed by NocStudio is deadlock free.

9.8 STREAMING BRIDGE SPECIFICATION

This section describes the Streaming bridge interfaces in greater details, and the functional specification of various streaming bridge components.

9.8.1 Streaming Host Port Requirements

Following are requirements, and expected behavior of the host port interfaces connecting to a streaming bridge:

- Streaming host ports using the streaming bridges to communicate with each other can use up to four separate physical interfaces supported by the bridge. The interfaces are named a, b, c and d, and the list of active interfaces of a host port may be provided with the add_host command. Each interface can be uni- or bi-directional. Whether an interface is bidirectional or not depends on the traffic specification, *i.e.* if traffic transaction hops only leave (arrive at) an interface then it becomes an output (input) only interface, else it remains bi-directional.
- The width of each direction of an interface can be set to any power-of-two multiple of the cell size and can be viewed or modified using the **bridge_prop** command. If a NoC supports multiple cell sizes (**cell_size** = -1), the interface must be a power-of-two multiple of its cell size. An interface may be marked as single beat using **ifce_prop** is_single_beat yes command; if an interface is marked as single beat then it may not send or receive a multi-beat message and may not communicate with multibeat interfaces.
- Two communicating interfaces must have same is_single_beat property.
- If two communicating interfaces are single beat, then their width must be the same. They may have different width only if they are not marked as single beat.
- When two communicating non-single-beat interfaces have identical width, the transmitted data beats at a TX interfaces are delivered in order at the destination interface and the numbers of transmitted and received data beats are equal.
- When two communicating non-single beat interfaces have different widths, the ratio of their widths, r, a power of two value, determines the number of beats in received message. Going from a wider interface to a narrower interface, each wider data beat is divided into r narrower data beats during delivery at the destination interface; the LSBs of the wider flit form the first narrow flits which are delivered before the MSBs. Going from a narrow to wide interface, up to r transmitted data beats are combined into a single data beat delivered at the RX interface; the first narrow beat becomes the LSBs of the first wider

Intel Confidential



- data beat delivered at the RX interface. During combining, if an EOP arrives and there are not r data beats to combine then the combined data beat at RX interface is padded.
- Any source streaming host port's interface may communicate with any destination streaming host port's interface, as long as they have identical is_single_beat property.
- Each injected message must have the destination bridge id and interface id and a 4-bit QoS, each of which must stay constant for all data beats of the message at the TX interface.
 A TX interface can only send messages with those destination bridges and interface ids and QoS values that are specified in the add_traffic. Any other messages will be dropped.
- For streaming host ports, each transaction hop or message must be explicitly specified using **add_traffic** and there is no response automatically associated with any request.
- An interface may transmit or receive traffic of multiple priorities and weights, which is indicated in the message using the 4-bit QoS signal at the TX interface. Refer to QoS section for more details on this signal. At the bridge, each 4-bit QoS value maps to a 2-bit priority and 8-bit weight.

9.8.2 Injection and Ejection Port VC Width Computation

Following rules are generally (but not always) used by NocStudio to determine the width of the VCs at the injection and ejection ports to which the streaming bridge is connected.

- The width of injection/ejection port VCs of a router to which Streaming interfaces are connected are determined based on the Streaming interface data widths and how VCs and interfaces are connected.
- At RX side, if a router' ejection port sends data to a single interface then the interface width and the port and VC width are the same.
- At RX side, if a router' ejection port sends data to multiple interfaces then the width a VC on the port will be equal to the width of the widest interface to which it sends data.
- At TX side, if a single interface sends data to a router' injection port then the interface width and the port and VC width are the same.
- At TX side, if multiple interfaces send data to a router' injection port then the width of a VCs
 on the port will be equal to the width of the widest interface from which it received data.

9.9 QoS


There are two types of QoS attributes that can be assigned to the messages; the 4-bit QoS signal along with a message is used to describe these two for the message.

- 1) strict priority
- 2) weighted bandwidth allocation



There is a fixed mapping between 4-bit QoS and 2-bit priority at every host port; by default, the 2-LSB bits of QoS forms the priority of the message. This mapping can be modified in NocStudio using **bridge_prop** command.

The QoS is used to determine the VC and NoC layer, therefore it is used as one of the indices into the VC mapping table at TX bridges. VCs and routes are allocated only for those QoS values that were specified in the traffic profile using **add_traffic**. A message that was not specified using **add_traffic** will cause a protocol error at the bridge.



With each QoS, there is an associated weight value too. The reset time weight value at each streaming bridge is configurable via NocStudio using **bridge_prop** command. Later the weight values must be re-configured via regbus. Alternatively, one may modify the weight of by using different QoS values for the messages, assuming that they are added via **add_traffic** and they have different configured weights.

9.9.1 Programmable Configurations

The weight for each QoS level is programmable via regbus. Initial weight values at reset time are configured via NocStudio **bridge_prop** command.

9.9.2 VC Mapping table and QoS priority

VC Mapping table at TX wide of streaming bridge is configured based on the destination host port and interface and QoS value of various messages at the source host port and interfaces. Only the messages that are added via **add_traffic** command are supported. Any other message will cause a protocol error. The VC mapping table is designed such that the resulting logic is optimized based on the VC and NoC layers of various messages, QoS values and the destination bridge and interface id.

VC mapping table is not configurable; it is set during the NoC design time.



9.10 Multicast

Multicast allows for a single packet transmitted from a source bridge to be replicated within the NoC and delivered to multiple destinations. The multicast feature can be enabled or disabled per configuration. When enabled, both unicast and multicast traffic are supported. For multicast, the source host supplies two addition signals per packet: host_beat_mcpkt and host_beat_mcdst. The host_beat_mcpkt input is a single bit signal that when set to 1 identifies the packet as a multicast packet. When 0, the packet is a standard unicast packet. For multicast packets, the host_beat_mcdst input specifies the destinations for the multicast packet. Each bit in the host_beat_mcdst vector corresponds to a multicast destination or destination group.

9.10.1 Restrictions and Assumptions

- NocStudio limits multicast to a single NoC layer. This layer supports both unicast and multicast packets.
- A single bridge interface generates and receives multicast traffic.
- There is no multicast from a NoC layer to multiple host interfaces at the destination.
- No upsizing/downsizing is allowed for multicast packets.
- No clock crossing is supported in the VC buffers for multicast layers.
- Only single-flit packets are supported for multicast.



Intel Corporation
2200 Mission College Blvd,
Santa Clara, CA - 95054.