
cse5441 - parallel computing

loop analysis and transformation



http://www.fractaldomains.com/site/wp-content/uploads/2011/08/complex-loops.jpg

1

© Copyright. Jeffrey S. Jones, 2018. May be used for educational purposes without written permission but with a citation to this source. May not be distributed electronically without written permission.

locality

review

 clustering references to individual variables is good (temporal locality)

 stride-1 reference patterns are good (spatial locality)

matrix summation

let:

- cold cache, sizeof(int) = 4 bytes, 16-byte cache blocks
- fully associative LRU cache
- C = sizeof(int)(M)(N)(let M = N = 1024)
- sum, i, j in registers

```
int sumarrayrows(int a[M][N])
  int sum = 0;
  for (int i = 0; i < M; i++)
     for (int j = 0; j < N; j++)
        sum += a[ i ][ j ]
  return sum;
```

```
int sumarraycols(int a[M][N])
  int sum = 0;
  for (int i = 0; i < N; i++)
     for (int i = 0; i < M; i++)
        sum += a[ i ][ j ]
  return sum;
```

matrix summation

let:

- cold cache, sizeof(int) = 4 bytes, 16-byte cache blocks
- fully associative LRU cache
- C = (.5)(M)(N) (let M = N = 1024)
- sum in register

```
int sumarrayrows(int a[M][N])
{
  int sum = 0;

  for (int i = 0; i < M; i++)
     for (int j = 0; j < N; j++)

       sum += a[i][j]

  return sum;
}</pre>
```

```
int sumarraycols(int a[M][N])
{
  int sum = 0;

  for (int j = 0; j < N; j++)
     for (int i = 0; i < M; i++)

      sum += a[i][j]

  return sum;
}</pre>
```

4

matrix summation

let:

- cold cache, sizeof(int) = 4 bytes, 16-byte cache blocks
- fully associative LRU cache
- C < (.5)(M)(B) (let M = N = 1024)
- sum in register

```
int sumarrayrows(int a[M][N])
{
  int sum = 0;

  for (int i = 0; i < M; i++)
     for (int j = 0; j < N; j++)

       sum += a[i][j]

  return sum;
}</pre>
```

```
int sumarraycols(int a[M][N])
{
  int sum = 0;
  for (int j = 0; j < N; j++)
     for (int i = 0; i < M; i++)

      sum += a[i][j]

  return sum;
}</pre>
```

JSO OSC

it's your turn

let:

- cold cache, sizeof(int) = 4 bytes, 32-byte cache blocks
- fully associative LRU cache
- C = 4(N)(P) (in bytes)
- matrix allocated as contiguous memory (one "new")


```
P \% 8 = 0, P < M < NP/8
```


assume N, M, P > trivial

```
int summat_1(int a[M][N][P])
  int sum = 0;
                   // register
  for (int i = 0; i < M; i++)
     for (int j = 0; j < N; j++)
        for (int k = 0; k < P; k++)
           sum += a[ i ][ j ][ k ]
  return sum;
```


```
int summat_2(int a[M][N][P])
  int sum = 0;
                   // register
  for (int k = 0; k < P; k++)
     for (int j = 0; j < N; j++)
        for (int i = 0; i < M; i++)
           sum += a[ i ][ j ][ k ]
  return sum;
```

what are the access stride, hit rate and cache contents at end of loop nest?










```
\{-0.4 \times 02_{MPS} - 0.32 \times 14_{MPS} - 0.6 \times 23_{MPS} - 0.48 \times 36_{MPS} + 10. \times 39_{MPS},
                  -1. \times 01_{MPS} + 1. \times 02_{MPS} + 1. \times 03_{MPS} == 0. && -1.06 \times 01_{MPS} + 1. \times 04_{MPS} == 0. &&
                             1. X01_{MPS} \le 80. \&\& -1. X02_{MPS} + 1.4 X14_{MPS} \le 0. \&\&
                               -1. X06<sub>MPS</sub> - 1. X07<sub>MPS</sub> - 1. X08<sub>MPS</sub> - 1. X09<sub>MPS</sub> + 1. X14<sub>MPS</sub> + 1. X15<sub>MPS</sub> == 0. &&
                               -1.06 \times 06_{MPS} - 1.06 \times 07_{MPS} - 0.96 \times 08_{MPS} - 0.86 \times 09_{MPS} + 1. \times 16_{MPS} == 0. &&
                               1.\,X06_{MPS} - 1.\,X10_{MPS} \leq 80.\,\&\&\,1.\,X07_{MPS} - 1.\,X11_{MPS} \leq 0.\,\&\&\,1.\,X08_{MPS} - 1.\,X12_{MPS} \leq 0.\,\&\&\,1.\,X08_{MPS} - 1.\,X12_{MPS}
                             1. X09_{MPS} - 1. X13_{MPS} \le 0. && -1. X22_{MPS} + 1. X23_{MPS} + 1. X24_{MPS} + 1. X25_{MPS} == 0. &&
                               -0.43 \times 22_{MPS} + 1. \times 26_{MPS} == 0. \&\& 1. \times 22_{MPS} \le 500. \&\& -1. \times 23_{MPS} + 1.4 \times 36_{MPS} \le 0. \&\&
                                 -0.43 X28<sub>MPS</sub> - 0.43 X29<sub>MPS</sub> - 0.39 X30<sub>MPS</sub> - 0.37 X31<sub>MPS</sub> + 1. X38<sub>MPS</sub> == 0. &&
                               1. X28_{MPS} + 1. X29_{MPS} + 1. X30_{MPS} + 1. X31_{MPS} - 1. X36_{MPS} + 1. X37_{MPS} + 1. X39_{MPS} == 44. &&
                             1. X28_{MPS} - 1. X32_{MPS} \le 500. \&\& 1. X29_{MPS} - 1. X33_{MPS} \le 0. \&\&
                             1. X30_{MPS} - 1. X34_{MPS} \le 0. \&\& 1. X31_{MPS} - 1. X35_{MPS} \le 0. \&\&
                             2.364 \times 10_{MPS} + 2.386 \times 11_{MPS} + 2.408 \times 12_{MPS} + 2.429 \times 13_{MPS} - 1. \times 25_{MPS} + 2.191 \times 32_{MPS} +
                                                             2.219 \, X33_{MPS} + 2.249 \, X34_{MPS} + 2.279 \, X35_{MPS} \le 0. \, \&\& -1. \, X03_{MPS} + 0.109 \, X22_{MPS} \le 0. \, \&\&
                               -1. X15_{MPS} + 0.109 X28_{MPS} + 0.108 X29_{MPS} + 0.108 X30_{MPS} + 0.107 X31_{MPS} \le 0. \&\&
                             0.301 \times 0.30
                               0.301 \times 0.000 \times 0.313 \times 0.000 \times 0.00
                             1. X04<sub>MPS</sub> + 1. X26<sub>MPS</sub> ≤ 310. && 1. X16<sub>MPS</sub> + 1. X38<sub>MPS</sub> ≤ 300. && X01<sub>MPS</sub> ≥ 0 && X02<sub>MPS</sub> ≥ 0 &&
                               X03_{MPS} \ge 0 \&\& X04_{MPS} \ge 0 \&\& X06_{MPS} \ge 0 \&\& X07_{MPS} \ge 0 \&\& X08_{MPS} \ge 0 \&\& X09_{MPS} \ge 0 \&\&
                             X10_{MPS} \ge 0 \&\& X11_{MPS} \ge 0 \&\& X12_{MPS} \ge 0 \&\& X13_{MPS} \ge 0 \&\& X14_{MPS} \ge 0 \&\& X15_{MPS} \ge 0 \&\&
                             X16<sub>MPS</sub> ≥ 0 && X22<sub>MPS</sub> ≥ 0 && X23<sub>MPS</sub> ≥ 0 && X24<sub>MPS</sub> ≥ 0 && X25<sub>MPS</sub> ≥ 0 && X26<sub>MPS</sub> ≥ 0 &&
                             X28_{MPS} \geq 0 \; \&\& \; X29_{MPS} \geq 0 \; \&\& \; X30_{MPS} \geq 0 \; \&\& \; X31_{MPS} \geq 0 \; \&\& \; X32_{MPS} \geq 0 \; \&\& \; X33_{MPS} \geq 0 \; \&\& \; X33_{MP
                             X34_{MPS} \ge 0 \&\& X35_{MPS} \ge 0 \&\& X36_{MPS} \ge 0 \&\& X37_{MPS} \ge 0 \&\& X38_{MPS} \ge 0 \&\& X39_{MPS} \ge 0,
    {X01<sub>MPS</sub>, X02<sub>MPS</sub>, X03<sub>MPS</sub>, X04<sub>MPS</sub>, X06<sub>MPS</sub>, X07<sub>MPS</sub>, X08<sub>MPS</sub>, X09<sub>MPS</sub>, X10<sub>MPS</sub>,
                  X11_{MPS}, X12_{MPS}, X13_{MPS}, X14_{MPS}, X15_{MPS}, X16_{MPS}, X22_{MPS}, X23_{MPS},
                  X24_{MPS}, X25_{MPS}, X26_{MPS}, X28_{MPS}, X29_{MPS}, X30_{MPS}, X31_{MPS}, X32_{MPS},
                    X33<sub>MPS</sub>, X34<sub>MPS</sub>, X35<sub>MPS</sub>, X36<sub>MPS</sub>, X37<sub>MPS</sub>, X38<sub>MPS</sub>, X39<sub>MPS</sub>}}
```

7

J. S. Jones

$$C = A \times B$$

$$Cij = \sum_{i} \sum_{j} \sum_{k} Aik * Bkj$$



$$C = A \times B$$

$$Cij = \sum_{i} \sum_{j} \sum_{k} Aik * Bkj$$

```
for ( i = 0; i < N; i++)

for ( j = 0; j < N; j++)

for ( k = 0; k < N; k++)

C[i][j] += A[i][k] \times B[k][j]
```


OSU CSE 5441


matrix multiplication


for (i = 0; i < N; i++)

for (j = 0; j < N; j++)

for (k = 0; k < N; k++) $C[i][j] += A[i][k] \times B[k][j]$







10

inner-loop analysis method


let: N is very large, 1/N ≈ 0
N >> E
fully associative cache
LRU
B = 4 * sizeof(int)

consider access pattern of inner loop:

- k is iterating
- what is stride of A?
- what is stride of B?
- what is stride of C?

A B C
$$0.25 + 1.00 + 0.00 = 1.25$$





inner-loop iteration pattern

11

JSU CSE 5441

$$C = A \times B$$

$$Cij = \sum_{i} \sum_{j} \sum_{k} Aik * Bkj$$

```
for ( i = 0; i < N; i++)

for ( j = 0; j < N; j++)

for ( k = 0; k < N; k++)

C[i][j] += A[i][k] \times B[k][j]
```

disclaimer

WLOG, all examples are integer

OSU CSE 5441

m-mult cache performance


JKI

let: N is very large, 1/N ≈ 0
N >> E
fully associative cache
LRU
B = 4 * sizeof(int)

consider access pattern of inner loop:

- i is iterating
- what is stride of A?
- what is stride of B?
- what is stride of C?





inner-loop iteration pattern

OSU CSE 5441


m-mult cache performance

IKJ

let: N is very large, 1/N ≈ 0
N >> E
fully associative cache
LRU
B = 4 * sizeof(int)

consider access pattern of inner loop:

- j is iterating
- what is stride of A?
- what is stride of B?
- what is stride of C?







inner-loop iteration pattern

summary

for (i = 0; i < N; i++)

for (j = 0; j < N; j++)

for (k = 0; k < N; k++)

C[i][j] += A[i][k] x B[k][j]</pre>

let: N is very large, $1/N \approx 0$ N >> E fully associative cache LRU B = 4 * sizeof(float)

A B C 0.25 + 1.00 + 0.00 = 1.25

J for (j = 0; j < N; j++)

for (k = 0; k < N; k++)

for (i = 0; i < N; i++)

C[i][j] += A[i][k] x B[k][j]</pre>

A B C 1.00 + 0.00 + 1.00 = 2.00

for (i = 0; i < N; i++)

for (k = 0; k < N; k++)

for (j = 0; j < N; j++)


C[i][j] += A[i][k] x B[k][j]</pre>

A B C 0.00 + 0.25 + 0.25 = 0.50 16

J. S. Jones

cse5441 - parallel computing

loop analysis and transformation




http://www.fractaldomains.com/site/wp-content/uploads/2011/08/complex-loops.jpg


17

© Copyright. Jeffrey S. Jones, 2018. May be used for educational purposes without written permission but with a citation to this source. May not be distributed electronically without written permission.

total miss analysis method

let: N is very large, 1/N ≈ 0
N >> 4E
fully associative cache
LRU
B = 4 * sizeof(int)
i,j,k register variables







JSU CSE 5441

total miss analysis method

let: N is very large, 1/N ≈ 0
N >> 4E
fully associative cache
LRU
B = 4 * sizeof(int)
i,j,k register variables







$$M = \frac{N^3}{B} + N^3 + N^2$$

JSU CSE 5441

total miss analysis method, example 2 (IJK)

let:
$$C = (N^2 + 4N + \mathcal{E})^*$$
 sizeof(element)
fully associative cache
LRU
 $B = 4^*$ sizeof(element)
i,j,k register variables





$$M = \frac{N^2}{B} + \frac{N^2}{B} + \frac{N^2}{B}$$

it's your turn ...

```
for (? = 0; ? < N; ?++)

for (? = 0; ? < N; ?++)

for (? = 0; ? < N; ?++)

C[i][j] += A[i][k] x B[k][j]
```

```
let: C = 3N * sizeof(element) + &
fully associative cache
LRU
B = 8 * sizeof(element)
```

- compute total misses for all loop permutations, in terms of N and B
- what is the optimal loop ordering?

OSU CSE 5441

loop permutation

summary

cache-friendly code will:

- consider loop permutations
- strive for stride-1 access
 (or at least <B)
- minimize long strides

variation in loop permutation:

- affect the cache miss ratio
- affect the minimum cache needed for optimal performance

inner loop unrolling

ORIGINAL

```
for ( i = 0; i < n; i++ )
  for ( j = 0; j < n; j++)
    y[i] = y[i] + a[ i ][ j ] * x[ j ];
    other computations ...</pre>
```

UNROLLED (for simplicity, let j % 4 = 0)

```
for (i = 0; i < n; i++)

for (j = 0; j < n; j += 4)

y[i] = y[i] + a[i][j] * x[j];

y[i] = y[i] + a[i][j+1] * x[j+1];

y[i] = y[i] + a[i][j+2] * x[j+2];

y[i] = y[i] + a[i][j+3] * x[j+3];
```

for (i = 0; i < n; i++)
for (j = 0; j < n; j += 4)

$$y[i] = y[i] + a[i][j] * x[j];$$

$$+ a[i][j+1] * x[j+1];$$

$$+ a[i][j+2] * x[j+2];$$

$$+ a[i][j+3] * x[j+3];$$

23

outer loop unrolling (unroll/jam)

ORIGINAL

```
for ( i = 0; i < 2n; i++)
for ( j = 0; j < m; j++)
loop-body(j, i)
```

UNROLLED

```
for ( i = 0; i < 2n; i += 4 )

for ( j = 0; j < m; j++)

loop-body(j, i)

for ( j = 0; j < m; j++)

loop-body(j, i+1)

for ( j = 0; j < m; j++)

loop-body(j, i+2)

for ( j = 0; j < m; j++)

loop-body(j, i+2)
```

preserves execution order

but doesn't accomplish anything ...

UNROLLED / JAMMED

```
for ( i = 0; i < 2n; i += 4 )

for ( j = 0; j < m; j ++)

loop-body(j, i)

loop-body(j, i+1)

loop-body(j, i+1)

loop-body(j, i+1)
```

unrolling benefits

but ... does not preserve access order

outer loop unrolling (unroll/jam)

example

ORIGINAL

```
for ( i = 0; i < 4n; i++)

for ( j = 0; j < 4n; j++)

y[i] = y[i] + a[i][j] * x[j]
```

UNROLLED / JAMMED

```
for (i = 0; i < 4n; i += 4)

for (j = 0; j < 4n; j++)

y[i] = y[i] + a[i][j] * x[j]

y[i+1] = y[i+1] + a[i+1][j] * x[j]

y[i+2] = y[i+1] + a[i+2][j] * x[j]


y[i+3] = y[i+1] + a[i+3][j] * x[j]
```

does not preserve access order

25

cse5441 - parallel computing

loop analysis and transformation



http://www.fractaldomains.com/site/wp-content/uploads/2011/08/complex-loops.jpg

26

© Copyright. Jeffrey S. Jones, 2018. May be used for educational purposes without written permission but with a citation to this source. May not be distributed electronically without written permission.

loops - answers

slide 6: summat_1

- access stride is 1 element, or 4 bytes
- hit rate is 7/8 = 87.5%
- a[M-1][*][*] will be in cache

summat_2

- stride is N*P*|element|
- hit rate is 0%
- a[*][(N-(NP/*M)) ... N-1][(P-8)...(P-1)] in cache

OSU CSE 5441

loops - answers

slide 21: IKJ will be best, need total miss analysis to differentiate between IKJ and KIJ

inner loop analysis method:

```
**K: A= .125, B= 1.000, C= 0, total 1.125

**J: A= 0, B= .125, C= .125, total 0.250

**I: A= 1.000, B= 0, C= 1.000, total 2.000
```

	Α	В	C	_	Α	В	<u>C</u>
ı	N	N	N	K	N	N	N
K	N N B 1	N	1	ı	N N 1	1	N
J	1	<u>N</u> B	<u>N</u> B	J	1	<u>N</u> B	<u>N</u> B
	<u>N²</u> B	<u>N</u> ³ B	$\frac{N^2}{B}$		N^2	$\frac{N^2}{B}$	$\frac{N^3}{B}$

28