

# Register Allocator in V8

Liqiang TAO taolq@outlook.com

### Overview

```
PipelineImpl::SelectInstructions
                  @src/compiler/pipeline.cc
PipelineImpl::AllocateRegistersForTopTier
                  @src/compiler/pipeline.cc
 Run<MeetRegisterConstraintsPhase>();
 Run<ResolvePhisPhase>();
 Run<BuildLiveRangesPhase>();
 Run<BuildBundlesPhase>();
 Run<XXXXPhase>();
                     @src/compiler/pipeline.cc
```

```
ConstraintBuilder::MeetRegisterConstraints()
@src/compiler/backend/register-allocator.cc

LinearScanAllocator::AllocateRegisters()
@src/compiler/backend/register-allocator.cc

.....
```

### Overview

```
bool PipelineImpl::SelectInstructions(
    Linkage* linkage)
                               @src/compiler/pipeline.cc
                     void PipelineImpl::AllocateRegistersForTopTier(
                         const RegisterConfiguration* config,
                         CallDescriptor* call descriptor,
                         bool run verifier)
                                                    @src/compiler/pipeline.cc
                     void PipelineImpl::AllocateRegistersForMidTier(
                         const RegisterConfiguration* config,
                         CallDescriptor* call_descriptor,
                         bool run_verifier);
                                                    @src/compiler/pipeline.cc
```

# AllocateRegistersForMidTier

```
@src/compiler/pipeline.cc
...
if (FLAG_turboprop_mid_tier_reg_alloc) {
   AllocateRegistersForMidTier(config, call_descriptor, run_verifier);
} else {
   AllocateRegistersForTopTier(config, call_descriptor, run_verifier);
}
...
```

# AllocateRegistersForTopTier

```
@src/compiler/pipeline.cc
  Run<MeetRegisterConstraintsPhase>();
  Run<ResolvePhisPhase>();
  Run<BuildLiveRangesPhase>();
  Run<BuildBundlesPhase>();
  TraceSequence(info(), data, "before register allocation");
  Run<AllocateGeneralRegistersPhase<LinearScanAllocator>>();
  if (data->sequence()->HasFPVirtualRegisters()) {
    Run<AllocateFPRegistersPhase<LinearScanAllocator>>();
  Run<DecideSpillingModePhase>();
  Run<AssignSpillSlotsPhase>();
  Run<CommitAssignmentPhase>();
```

# AllocateRegistersForTopTier

```
@src/compiler/pipeline.cc
 Run<AllocateGeneralRegistersPhase<LinearScanAllocator>>();
template <typename RegAllocator>
struct AllocateGeneralRegistersPhase {
 DECL PIPELINE PHASE CONSTANTS(AllocateGeneralRegisters)
 void Run(PipelineData* data, Zone* temp zone) {
    RegAllocator allocator(data->top tier register allocation data(),
                           RegisterKind::kGeneral, temp zone);
    allocator.AllocateRegisters();
```

```
@src/compiler/backend/register-allocator.h
class LinearScanAllocator final : public RegisterAllocator
```

# AllocateRegistersForTopTier

- Some of instructions have architecture-specific operand information
- MeetRegisterConstraintsPhase
   Keep those arch-spec operand
- BuildLiveRangesPhase
  LiveRange main data structure
- AllocateGeneralRegistersPhase<LinearScanAllocator>
   map vitural registers to actual registers

## MeetRegisterConstraintsPhase

```
InstructionOperand* ConstraintBuilder::AllocateFixed(
    UnallocatedOperand* operand, int pos, bool is_tagged, bool is_input) {
  if (operand->HasFixedSlotPolicy()) {
    allocated = AllocatedOperand(AllocatedOperand::STACK_SLOT, rep,
                                 operand->fixed_slot_index());
  } else if (operand->HasFixedRegisterPolicy()) {
    allocated = AllocatedOperand(AllocatedOperand::REGISTER, rep,
                                 operand->fixed register index());
   else if (operand->HasFixedFPRegisterPolicy()) {
  } else {
    UNREACHABLE();
  InstructionOperand::ReplaceWith(operand, &allocated);
  return operand;
```

# BuildLiveRangesPhase

```
TopLevelLiveRange* LiveRangeBuilder::LiveRangeFor(InstructionOperand* operand,
                                                  SpillMode spill mode) {
 if (operand->IsUnallocated()) {
   return data()->GetOrCreateLiveRangeFor(
       UnallocatedOperand::cast(operand)->virtual register());
 } else if (operand->IsConstant()) {
   return data()->GetOrCreateLiveRangeFor(
       ConstantOperand::cast(operand)->virtual_register());
 } else if (operand->IsRegister()) {
   return FixedLiveRangeFor(
        LocationOperand::cast(operand)->GetRegister().code(), spill_mode);
 } else if (operand->IsFPRegister()) {
   LocationOperand* op = LocationOperand::cast(operand);
   return FixedFPLiveRangeFor(op->register_code(), op->representation(),
                               spill mode);
 } else {
   return nullptr;
```

#### LinearScanAllocator


```
bool LinearScanAllocator::TryAllocatePreferredReg(
    LiveRange* current, const Vector<LifetimePosition>& free_until_pos) {
    int hint_register;
    if (current->RegisterFromControlFlow(&hint_register) ||
        current->FirstHintPosition(&hint_register) != nullptr ||
        current->RegisterFromBundle(&hint_register)) {
        ...
    }
    return false;
}
```

# Summary

- keep fixed registers in previous select instruction
- no target-specific implementation for the register allocator
- could not meet constraints of C-extension instructions?
- learn register constraints in select instruction?

## Reference

 https://docs.google.com/document/d/1aeUugkWCF1biPB4tTZ2KT 3mmRSDV785yWZhwzlJe5xY





# Thanks!

Liqiang TAO taolq@outlook.com