Author

#### Contents

Review

Project Targe

Review Expected

Project

Module View

Module View File View

Module Analysis

Process Module CPU Module Memory Module Cache and Register Module

Project Bottlenec

Future Work

# Unicore Simulator Interim Report

Li Chunqi Peng Zhuo Wang Kan Hua Liansheng

December 3, 2010

Autho

#### Contents

Review
Project Targe
Review
Expected

Progress Project

Introduction Module View File View

Module Analysis

Process Module CPU Module Memory Module Cache and Register Module Pipline Module

Project Bottleneck

uture Work

#### Contents

- Project Review
  - Project Target Review
  - Expected Progress
- 2 Project Introduction
  - Module View
  - File View
- Module Analysis
  - Process Module
  - CPU Module
  - Memory Module
  - Cache and Register Module
  - Pipline Module
- Project Bottleneck
- 5 Future Work

Autho

Contents

#### Project Review

Project Targ Review

Review Expected Progress

Project

Introduction

Module View

Module

Analysis

Process Module
CPU Module
Memory Module
Cache and
Register Module

Project Bottlened

Future Work

# Project Review

## Project Target Review

#### Simulator

Author

#### Content

Review
Project Target
Review
Expected

Introduction

Module View

Module View File View

#### Module Analysis

Process Module CPU Module Memory Modul Cache and Register Module Pipline Module

Project Bottlenec

Future Work

- Realize CPU controller and datapath with five level pipline
- Realize at least one level cache, Havard architecture.
- Realize dynamic memory management.
- Support of some system library functions.
- Debugger utils and Performance Analysis utils support.

# **Expected Progress**

#### Simulator

Autho

Content

Project Review Project Target Review Expected Progress

Project Introduction Module View File View

Module Analysis Process Module CPU Module Memory Module Cache and Register Module Pipline Module

Project Bottleneck

Future Work

- 1-2 weeks ELF parser module, Register heap module, Memory module. (Finished in 1st week)
- 3-4 weeks CPU module. (Finished in 4th week)
- 5-6 weeks Cache module(Finished in 3rd week), Loader module. (Finished in 2nd week)
- 7-8 weeks Debugger module and some latter works.(To be finished in 1-2 week)

More infomation about our project progress, see our svn: http://code.google.com/p/minic/wiki/MINICintroduction?tm=6

Autho

Contents

Project

Project Targ

Review Expected

#### Project Introduction

Module View

Module

Analysis

Process Module
CPU Module
Memory Module
Cache and
Register Module

Project Bottlened

Future Work

# Project Introduction

### Module View

#### Simulator

Author

Content

Review

Review Expected

Project

Introduct


Module View File View

Module Analysis

Process Module CPU Module Memory Module Cache and Register Module

Project Bottlenec

Future Work



### File View

#### Simulator

Autho

Contents

Project Review Project Target

Review
Expected
Progress

Project Introductio

Module V File View

Module

Process Module
CPU Module
Memory Module
Cache and
Register Module

Project Bottlenecl

uture Work

```
Simulator (simulator.c)
    —Process Module (process.c)
    ----ELF_parser Module (ELF_parser.c)
    ——Memory Module (mem.c)
      -CPU Module (CPU.c)
    ——Cache Module (cache.c)
      —Register Module (register.c)
     ——Pipline Module (pipline.c)
       |——Decode Module (decode.c)
           –Instruction Execuation Module (instEx.c)
      Debugger Module (Debugger.c)
```

Author

Contents

Contents

Review

Project Targe Review

Expected Progress

Project

Introduction

Module View

Module View File View

#### Module Analysis

Process Module CPU Module Memory Module Cache and Register Module

Project Bottlenec

Future Work

# Module Analysis

### Process Module

#### Simulator

Autho

Content

Project
Review
Project Target
Review
Expected

Project Introduction Module View File View

Module Analysis

Process Module
CPU Module
Memory Module
Cache and
Register Module
Pipline Module

Project Bottlenecl

Future Work

Struct of Process:

```
typedef struct{
  int status; //Process status
  uint32_t entry; //The entry of a program
  PROC_STACK* stack; //Process stack
  PROC_MEM* mem; //Process memory
}PROCESS;
```

Process is a basic module handles a copy of a progrss in the memory.

### **CPU** Module

Simulator

Autho

Content

Review
Project Target
Review
Expected

Project Introduction Module View File View

Module Analysis Process Module CPU Module Memory Modul

Project Bottleneck

Future Work

CPU Module is the most important module, it lays on the top level and handles add the execuation of a progress. Struct of CPU:

```
typedef struct{
  int cpu_id; //CPU id
  int mode; //CPU mode, normal or trap
 REGISTERS* regs; //Register heap
 CACHE *i_cache, *d_cache;
  PIPLINE * pipline; //CPU pipline
 PROCESS* proc; //Process running on CPU now
  CPU_info* cpu_info; //Information of CPU
                      //from starting
}CPU_d:
```

# CPU Module(cont.)

Simulator

Author

Contents

Project
Review
Project Targe
Review
Expected

Project Introduction Module View

Module Analysis Process Module CPU Module

Memory Module Cache and Register Module Pipline Module

Project Bottlenec

Future Work

Struct of CPU\_info:

```
typedef struct{
  int cycles_total;//total cycles of cpu
  int cycles_work;//work cycles of cpu
  int bubbles;//bubbles of pipline
  int rd_mem_times;//times of read memory
  int wr_mem_times;//times of write memory
  int cache_visit;//times of cache visit
  int cache_miss;//times of cache miss
}CPU_info;
```

# Memory Module

Simulator

Autho

Content

Project Review Project Targe

Review
Expected
Progress

Introduction Module View

File View
Module

Analysis
Process Mode

Memory Module
Cache and
Register Module

Project Bottleneck

Future Work

Struct of Process Memory Management:

```
typedef struct{
  unsigned int vaddr_offset;
  unsigned int size;
  uint8_t *base;
  int flag;
}PROC_SEGMENT;
typedef struct{
  unsigned int seg_num;
 PROC_SEGMENT * segments;
}PROC_MEM;
typedef PROC_SEGMENT PROC_STACK:
```

## Cache and Register Module

Simulator

Autho

Content

Project
Review
Project Targe
Review
Expected

Introduction
Module View

File View
Module

Process Module CPU Module Memory Module Cache and Register Module

Project Bottleneck

Future Work

Struct of Cache and Register Module:

```
typedef struct{
  int block_num;
  int sign_bits_num;
 PROC_MEM* mem;
  int valid [CACHE_SIZE/BLOCK_SIZE];
  uint8_t data [CACHE_SIZE/BLOCK_SIZE] [BLOCK_SIZE]
  uint32_t mark[CACHE_SIZE/_BLOCK_SIZE];
}CACHE;
typedef struct{
  int32_t r[32];
  int32_t flag;
REGISTERS:
```

## Pipline Module

```
Simulator
```

Autho

Content

Project Review Project Target Review Expected

Project Introduction

Module View File View

Analysis

CPU Module
Memory Module
Cache and
Register Module
Pipline Module

Project Bottlenec

Future Work

### Struct of Pipline:

```
typedef struct{
  int block; //1 means pipline block, 0 mean the
  PIPLINE_DATA* pipline_data[PIPLINE_LEVEL];
  int using_regs[31];
  PROC_STACK* stack;
  REGISTERS* regs;
  CACHE *i_cache, *d_cache;
}PIPLINE;
```

Autho

Contents

Projec

Project Targ Review

Review Expected Progress

Project Introduction

Module View

Module Analysis

Process Module CPU Module Memory Module Cache and Register Module

Project Bottleneck

Future Work

# Summary Before Mid-term Check

# Project Bottleneck

#### Simulator

Autho

#### Content

Project
Review
Project Target
Review
Expected
Progress

Introduction

Module View
File View

Module
Analysis
Process Module
CPU Module
Memory Module
Cache and
Register Module

Project Bottleneck

Future Work

### Some problems when do the project

- Keeping each module independent is important but difficult.
- System library function handling is yet left to be realized.
- Some instructions are not realized because of lacking manual.
- Instruction execuation module is hard to test and verify, bacause constructing test set is sometimes ambiguous.
- Too many modules leads to high maintenance cost.
- Some potential bugs need to be resolved.

## Future Work

#### Simulator

Autho

Content

Project Review Project Targe Review Expected

Introduction

Module View
File View

Module Analysis Process Module CPU Module Memory Module Cache and Register Module

Project Bottlenec

Future Work

#### Future work in next 1-2 weeks:

- Complete Debugger module and high level console.
- Finish verification outline.
- Construct high-level test set(generate by c files) and low-level test set(generate by assembler files).
- Discuss and solve the problem of system library function call.
- A complete program compiled by unicore32-linux-gcc(the given compiler from lab) can be run completely in out simulator.

Autho

Contents

Review

Project Targ

Review

Evported

Progres

Project

Introduction

Module View

Module View

Analysis

Process M

CPU Module

Cache and

Pipline Modul

Project Bottlened

Future Work

Q&A