
Sept.7 Example: RegisterFile Note: 1º LACITED from 2022S Special Purpose Registers General Purpose Register Semester, Waiting List. CANVAS. SCOH. GPX CON Zº LPC1768 Pin-to-pin 9 Root Conpatable (Mbed) Prefix 3 Letters a. Stepl. MCW/spresso IDE for Port "x", X=0,1,2,3 1768 Binary Lode. Step Z. "Firmware" Upload the binary bile to the its address is 32 Bits, it maps to the memory Flash. Need a prob Step3. Internative Debugging. 3° LPCIICZY Pigi-Keyin Stock. CPC1114 Size GPP/SPI, FLASH (ON-Chip) 1/8 of the size Comparing to LEC17689 Honework (OPT)

1. Form A Team By Wednesday.

2. Select/Finalize your target Platform. By the end of the week. Note: The Tack of Init & Config Can be realized by using HLL (High Level Language), C/C++, to deposit A Binary Pattern to that Memory Location (Addr. is a Pointer)

() MPEZYO Sept.7 Consider: For Example for Sansing ARM-11. Power up Address + Power Tracess. GPACON[1:4] GPAGNUI:8] Booting. its address is 32 Bits. it maps to the memory Design Regnirements (Spec.) 1. 2nd Bit AS An Duxput 2. 3rd Bit AS An Imput To perform Init & Config. GPAGN[]:4]=000]=0x1 Znd Bit GPACON [1:8] = 0000 = 0 XO - Duty 3rdBit Input GPACON[3]:4]=0×10 Sept. 12 (monday) 1. Homework (ZPto) z. Special Purpose Register Note: Target Platform. LICITOR, LICILCZY Example:



Sept.14 (Wed).
Note: 1° CheckHomowork
Assignment on CANVAS.
Two Options J Prototype Ba

Two Options | Prototype Board Le-Bay, Board B.

Topics tocky: IDE

1° GPP Software Program

2° ZD Graphics Probessing Engine

Design.

Example: Setupthe Expresso. 2

ley points:

1. Make Sure Select Target

Board LPC1769. (Ref. on

github, 35 lides)

2° ClC++ Twiect Settings. >>
"Seminost"


3° Inpurt LPC1769 patch.


1769 patch.zip

Note: 1° LPC17bg patch is already Config by NXP. 2° prob issue \$ fix:

Reconnect DR Reboot.

Import GPIO Project to your WUX-presso.





(m1, b-1)

MXN A Hous No. 47.xels Fer Row (col).

Fo(x3,40), Fo(x1,41),..., Fo(x2,40) are defined as the Same data pts

Step Z. Get Line Equation, Bused on

X(F, (x,3,)-F,(x,3,))

= (po'po)+> ((10'po)-(po'po))

= (60,60)+2-(50,0)

From the Given Condition, CCW Potation

Note: Based on the Above, Calculation Can be conducted for the Rest of the Pts, And Rest of the Levels.

Step3. Suppose we want to generate 10 Levels of the Rotating Soyures. Let Write Clark for this Purpose.

d: Positive

Frontypl), we have  $\begin{cases} \chi_{\lambda}^{i+1} = \chi_{\lambda}^{i} + \lambda (\chi_{n+1}^{i} - \chi_{n}^{i}) & ... (za) \\ \chi_{\lambda}^{i+1} = \chi_{\lambda}^{i} + \lambda (\chi_{n+1}^{i} - \chi_{n}^{i}) & ... (zb) \end{cases}$ ([GO[D)X-[GT[H]X)\* when & + [GT[D]X = [H] [G] X y [t] [it] = y [t] [j] + Landar + (y [it] [] - y[] [i]); Consider Creating A Screen Saver By Generating A tree. Note: Levelo: Tree Truck; Level 0: Tree Truck; Same Airection, Direction Det. Same.
Level 1: | Branch (Main): May. [Technotion By 70% X=0.78 Side Branch & L(CCW), Rotation by d (T/b). (CW), 2<0

Regent Level ( with Reforme Vector (pt) updated Accordingly.

Note: Mapping Between Pi & Pi, eg. Background (ZD Transformations)

Sept. 26.

Rotation: 1° Positive Angle is defined as a Counter Clackwise Rotation; Z° Reference pt is defined as the Origin.

3º Physical Dixplay (Coordinate System) U.S. Virtual Display

(virtual Coordinate System).

Pt (Apter) Pt (Before) Pi  $\begin{pmatrix} X_1' \\ Y_1' \end{pmatrix} = \begin{pmatrix} A_{11} & A_{12} & A_{13} \\ A_{21} & \cdots & A_{23} \end{pmatrix} \begin{pmatrix} X_1' \\ Y_2' \\ A_{31} & \cdots & A_{33} \end{pmatrix} \begin{pmatrix} X_1' \\ Y_2' \\ Y_3' \\ Y_4' \end{pmatrix} \begin{pmatrix} Y_1' \\ Y_2' \\ Y_2' \\ Y_3' \end{pmatrix}$ 

37 Vector, With One Dummy Dimension.

Rotation Mutrix for Egy (16)

(0,0) Fig.1.

Physical Display

Pi for the Reference of Doing Cycett

Cooling.

Rotations

Fig. 2 Note: Reference #t. for the Definition

Virtual Display.

Of Rotation. This Rotation

Can not be

Pi Simpling

defined Eglip

Pi

(M+1,N-1) X; = xi cosd - y; sind ... (z-b)

X; = xi cosd - y; sind ... (z-c)

X-Prim[i] = X[i]\*cosd (alpha)

Example: for the Rotation: Il ustanted

pt (After)

pt (Before) Pi

(X;

y;


= 

(X;

y;

--(1)

Sept. 26.22



Basedon Step by Step Analysis.

(Analyze' Before" and "After"

relationship).

Stantat given
pt. +0 Be Roboted

Next. Treprocessing oz, Taxa

Tomake Polxo, y,) to overlap

with the origin (0.0)

$$T = \begin{pmatrix} \alpha_{11} & \alpha_{12} & \alpha_{13} \\ \alpha_{21} & \alpha_{22} & \alpha_{23} \\ 0 & 0 \end{pmatrix} \dots (5)$$

$$\begin{pmatrix} x_1' \\ y_1' \end{pmatrix} = T_{313} \begin{pmatrix} x_1 \\ y_1' \end{pmatrix} \dots (b)$$

$$= \begin{pmatrix} Q_{11} & A_{12} & A_{13} \\ A_{21} & A_{22} & A_{23} \\ O & O & | \end{pmatrix}$$

$$x_{x} = a_{11}x_{1} + a_{12}y_{x_{1}} + a_{13}y_{x_{2}} + a_{13}y_{x_{3}} + a_{13}$$

Hence, a,z=0, a,1=1, then \_

$$x_{i} = x_{i} + 0 + 0 \times = x_{i} + 0 \times \dots (6c)$$

Therefore

$$T_{3}x_{3} = \begin{pmatrix} 1 & 0 & \Delta X \\ 0 & 1 & \Delta Y \end{pmatrix} \dots (7)$$

Note: DX= -(Xi-xo),

in Our Fig5. Series.

Now, Rotation, Ross.


Then, Post Thoussing. by


$$M_{\phi_3} = T_{3x_3} = \begin{bmatrix} 1 & D - DX \\ D & 1 - DY \\ 0 & 0 \end{bmatrix} ...(8)$$

a collection of Rotating

2021S-105-CMPE240-2021-03-22-Note.pdf

Only the top 2 Toms from





### 4.8.9 Power Control for Peripherals register (PCONP - 0x400F C0C4)

The PCONP register allows turning off selected peripheral functions for the purpose of saving power. This is accomplished by gating off the clock source to the specified peripheral blocks. A few peripheral functions cannot be turned off (i.e. the Watchdog timer, the Pin Connect block, and the System Control block).

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved

# Octothiz

Table 41. Peripheral Clock Selection register 1 (PCLKSEL1 - address description

Bit	Symbol	Description
1:0	PCLK_QEI	Peripheral clock selection for the Quadrature E Interface.
3:2	PCLK_GPIOINT	Peripheral clock selection for GPIO interrupts.
5:4	PCLK_PCB	Peripheral clock selection for the Pin Connect
7:6	PCLK_I2C1	Peripheral clock selection for I2C1.
9:8	-	Reserved.
11:10	PCLK_SSP0	Peripheral clock selection for SSP0.
13:12	PCLK_TIMER2	Peripheral clock selection for TIMER2.

## Note: PINSEL

```
/* P0.15~0.18 as SSP0 */
161
        LPC PINCON->PINSEL0 &= ~(0x3UL<<30);
162
163
        LPC PINCON->PINSEL0 |= (0 \times 2UL << 30);
164
        LPC_PINCON->PINSEL1 &= \sim((0x3<<0)|(0x3<<2)|(0x3<<4));
165
        LPC_PINCON->PINSEL1 |= ((\theta x 2 << \theta))(\theta x 2 << 2)(\theta x 2 << 4));
```

PP117.

### 8.5.1 Pin Function Select register 0 (PINSEL0 - 0x4002 C000)

The PINSEL0 register controls the functions of the lower half of Port 0. The direction control bit in FIO0DIR register is effective only when the GPIO function is selected for pin. For other functions, the direction is controlled automatically.

Table 80. Pin function select register 0 (PINSEL0 - address 0x4002 C000) bit descripti

PINSEL0	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	R V
1:0	P0.0	GPIO Port 0.0	RD1	TXD3 (2)	SDA1	0
3:2	P0.1	GPIO Port 0.1	TD1	RXD3	SCL1	0
5:4	P0.2	GPIO Port 0.2	TXD0	AD0.7	Reserved	0
7:6	P0.3	GPIO Port 0.3	RXD0	AD0.6	Reserved	0
9:8	P0.4[1]	GPIO Port 0.4	I2SRX_CLK	RD2	CAP2.0	0
11:10	P0.5[1]	GPIO Port 0.5	I2SRX_WS	TD2	CAP2.1	0
13:12	P0.6	GPIO Port 0.6	I2SRX_SDA	SSEL1	MAT2.0	0
15:14	P0.7	GPIO Port 0.7	I2STX_CLK	SCK1	MAT2.1	0
17:16	P0.8	GPIO Port 0.8	I2STX_WS	MISO1	MAT2.2	0
19:18	P0.9	GPIO Port 0.9	I2STX_SDA	MOSI1	MAT2.3	0
21:20	P0.10	GPIO Port 0.10	TXD2	SDA2	MAT3.0	0
00:00	DO 44	ODIO D-+ 0.44	DVDA	0010	144704	^

a pin. For other functions the direction is controlled automatically.

Pin function select register 1 (PINSEL1 - address 0x4002 C004) bit description

PINSEL1	Pin name	Function when 00	Function when 01	Function when 10	Function when 11
1:0	P0.16	GPIO Port 0.16	RXD1	SSEL0	SSEL
3:2	P0.17	GPIO Port 0.17	CTS1	MISO0	MISO
5:4	P0.18	GPIO Port 0.18	DCD1	MOSI0	MOSI
7:6	P0.19 <sup>1</sup>	GPIO Port 0.19	DSR1	Reserved	SDA1
9:8	P0.20 <sup>11</sup>	GPIO Port 0.20	DTR1	Reserved	SCL1

Note: FLODIR (Direction, e.g., Irput/Ordent is

```
167 #if !USE CS
      LPC_PINCON->PINSEL1 &= ~/0x3<<0);
LPC_GPIOO->FIODIR |= (0x1<>16);
                                                          /* P0.16 defined as GPIO and Outputs */
170 #endif
```

Note: a. Code - Tech. Spec. (Interpretation)

0000 | 0111 | 0000 | 0111

Packground: Low Lovel Resign of Get
Hardware Driver Design.

LPhysical Display US, Virtual
Display.

- Wirtual

TP 19 From 72ef.

(github. Notes~105~)

MXN SPICO

F / 2021S-105-CMPE240-2021-03-22-Note.pdf

1 @ Direction