Janzb (Wed) Today'S Topics: Introduction & Organizational meeting HARRY LT, Ph.O. Greensheet: Un-Line from github https://github.com/hualili/CMPE240-Adv-Microprocessors □ hualili / CMPE240-Adv-Microprocessors (Public) မှာ master → မှာ 1 branch ⊙ 0 tags hualili Add files via upload 2018F Add files via upload 1769 patch.zip CMSIS_CORE_LPC17xx.tar.gz Naming Convention: Y't Semester+ ID+ Name of the Doc. E-mail: Lua. Li@sjsu.edu Text message: (650) 400-1116 Diffice Homes: Mondays & Wednesdays 4:30-5:30 RM. Office hours Zoom link: Join Zoom Meeting https://us04web.zoom.us/j/9841607683? pwd=UIA3aEk1TnV4bjNLQk5CQkw0dDk4UT09 Meeting ID: 984 160 7683 Passcode: 121092

TextBooks+Ref No text Book, But NXP CPU Patisheet is utilized as a Base Line Ref 2. SCH Design of the GPU module, TRES (Per.D.) Phototype Board: Each Person Will Build his her Prototype System. Team work is enrousaged, form 4 people team for this Class. However all the work has to be done individually. Grading: Midtern 30% Formal: Witten Exam But Need to have prototype ready to Execute Programs, And get photos of your Prototype Board. Final Exam: 40%, Similar formal as the minderm. Honework, Projects Counts Another 30%. Witten Announcement on White Board (Lecture Notes) And STSU (ANNAS. Late Project Submission will have 1 pt Penalty Per each Lecture Day. Introduction. 1. Bill of material for LICITG

Prototype Board Design.

Javis (Monday)

Today's Topic: Introduction.

Trototype System.

Fig.1

Task: 1. Form & Person Team

Work Together throughout the

entive Semester. By this Wednesday.

Prototype System.

a. Prototype

Board

c. LCD Display

b. LPC 17 ba CPU module

Note: a. Adequate Size
Not Too big, to host LPC 1769
module & LCD Display module,
plus Glue Logic.


Grub Logic GPIO Civenit as

a part of the Glue"

2thernet Connector, PJ45,
in the future for Possible
networking Applications,

TCP/IP, Micro-Web Sewer.

4" x3" OR Similar Size. 16 cm x 11 z cm.






Fig. Z CPU Digi-Key, or monser Electronics

CPU: Contexm3

C. LOD Diplay module

SpI (Serial teritheral Interface)

Software Driver function(s) are

Provided Accessible

• LPC 1769

Color TFT LCD display

Resolution: 128x160,

Pixel Depth: 18-bit (262/144) colors

Controller: ST7735 🗾 Interface: SPI interface


LCD Pins

LPC1769 Pins

From the class githinb

LCD module

- 2021F-113-LCD-TFT (ThinFilmTransistor).jpg
- 2021F-114-display-NEC-3P5-LCD-68775.pdf



Compounents for:

Power Unit Design Need

(GPIO(General Purpose I/O)

LPC1769 is powered with 3 Options.

Option: USB Cable Connection to provide power from the tost (PC) to LPC 1769 GH module.

for Debugging Testing Purpose But not for Deployment

Option Z: External Tower to the prototype System. To Allow you Deployment of the Frototype System. - Mandadory, R)

the last project, each problype will have to deployed with Zatomal Power

7.5 V~ a V DC @ 1500 mA ~:4000 mA

Prototype System. a. Prototype Board Board C. LCD Display

b. LPC 17 ba CPU module

Birld Option Z Power Unit Circuit is requied Now, Before the first

Components Or the Power Unit

1 Wall-mount Apalor.

Spec. 7.5~9VOC

1500 mA ~ 4000 mA.

Oz Buttery Pack.




(2) Ted LED indicator, to 3how Power is on off.

VLED = 1.2 VOC; 8~10mA

3 Power Regulator IC 7805, or

5% Bonus Implementation at

Registers Hendware Level, LCD




 $C_1 = 0.33 \mu F$

LCD has to the Same SPIIF

GPP I 10 Ownt Testing.

for NAND & LPC 1769.


Example: GPIO I/O Testing Circuit



GPP LRC1769

GPP: General Purpose Port, Same as GPIO.

Figib.



CRC1769

Culculation of the Resistor

Vo = VLED + IR

VLED~ 1.2V, I= 10mA, V=3.3V (Cmo2)

Substitute the

above Conditions into Eqn(1),

3.3=1.2+ Rxlox10-3

12= Z.1/2= = Z.1×0 = Z/0 II

Consider Resistor Value Calculation

Better Design

VX = 3.3 VDC, Voil = 3.3 VDC

(GPP)

Select Resistor Value to Regulate

the Amount of Cement ~ 10 mA

Hence, Ruz = Vce/10mA = 3.3/0x10-3

= 33×10² II

Note: please use right size of the

Prototype wire 26~30 AWG.





Note: Optional - Right Angle

12J-45 Connector. (8 POS)
(Fermle)



Modular Jack 8P8C PCB ..

\$0.69

PEconnecto...

Exercise: Bring your Prototype Found together w/LFG769 CPU module to the next Class.

Z. Form 4-Person Team, Rave

a Coordinate, And report your

team formation By next class.

Example: LEC 1769 CPU module Schemilies

LPCXpresso1769_CD_revD(1).pdf



a. CPU
module and
Schematics
in b.
c. LPC1768
mbed.

The inner tables are for 176a.
"Ilo Rich


	CMSIS-I	DAP side		,
Ĭ.				・エ
		n Connector of mbed pinning)		
mbed LPCXpresso	Dustrantishes (MJ7), 16 Cord specing	.22013	EPCXpr	
VBI (6.91.6V) VBI (6.94.9V) (9.90) VBI (6.94.9V) VBI (6.94.9V) VBI (6.94.9V)	10.2	1302	s special, alon of side and side and	W provideran
AR (HARD) RESET_N NO. 104 SPT MICE PER MICET NO.	BIT HERET D4	12013	ETM_EDD FD-	p- PD-(Ellwind)
SP11-MSKD PER MSKD1 <u>PER</u> SP11-BCK PE7 SCK1 <u>BK</u> 2	1.04 1.07	1304	ETH ROP RD+	PEX+(Ellisme () TD-(Ellisme of)
DRD PER SSEL1	2.0	13083	LISSON USED	TD+ (ED) est et) D-(ED)(E)
MARTHRX DIC 168 PE 1 POST SIGL1 ME 1 ME		1207		D+(L000) DAN_RO3 DAN-RO3 DAN_RO3 DAN-RO3
SPD-60X PD19 XX119X0 ABU ABU	D-11	13413	P0.10	TXEDSEAL LIMITS-TX DICT-SEA.
AND P023 A00.0 <u>sec.</u> AN1 P024 A00.1 <u>P02</u>	n a m	1343		PILMET PILMETTS PILMET PILMETTS
ANG P039 A003 <u>P03</u> ANG A031 P038 A003 A011 <u>80</u>		1344	P2.3	PILMES PILMOUTS
ANS P131 ASS P13	2.0	J348) J347)	P2.5	PILLS PILSOUTS PILSOUTS
P03	2.0.00 2.0.00	13483	P2.6 P2.7 P2.7 P2.8	
P033 _P03	200 D D S	12812 12812 12812	P2.104.0P_8N P2.10 P2.11	=

CMPEDIO Springed

Exercise: How many GPID pins ? Example: Build "Hello, the world" for (for GC1707 module) the prototy pe system. Stepl. CPU Architecture, 7P.9 \$ 12 Example: Power Input to LEC1769 LPCXpresso Reset Note: Enumeration of the Connector Pins - the first pin is Periphens marked as "1". Note: Physical mapping of the pin to Adual module; Controllers Note: Reset pin - provide Access to this pin in your AIRM CONEXM3 Protolype design. Mem. Controllers Graphics Roccising


Tryine (GE). CTU Datashed from github / ~ Compezet CPU CORE 2021F-107-pc-cpu-UM10360.pdf f Peripheral Controllers including Feb7 (Monday). I/O Rich Today's Topics 1° CPU Datasheet \$ Schematics; 2" Handware (VSB, Ethernet) Design for the Prototype System. Select GPP (Keneral Purpose Pat) to Brild GPIO ILD to Realize "Hello, the world" UM10360 Junction (with Imput Tosting Dutint Testing LPC176x/5x User manual Rev. 3.1 — 2 April 2014

Note: Peripheral Controllers



Step Z. Map the GPP to its

Physical Board, e.g., CPU module.



Step3. Select 2 GPID PINS

One for Input Testing Civilt, Pp.Z Input, Pp.3 What Table!.
The other for Output Testing Connectivity & Pin Assymment Table

Cirmit.

3 cd. format

					ı			\wedge
	_	P0.26	AD0:3/AOUT] -	P0.26	√ J2-18	Ohn
	П	P1.30	AD0.4		-	P1 30	€ J2-19	
	_	P1.31	AD0.5		-	P1.31	(J2-20	/1
	_	P0.2			4	P0.2	€ J2-21	
	-	P0.3		1	rζ	P0.3	(J2-22	De la companya della companya della companya de la companya della
		P0.21		#	4	P0.21	€ J2-23	
	-	P0.22		T	١.	P0 22-RFD_I	FD (J2-24	
		P0.27				P0.27-I2C_SI	A (J2-25	
١		P0.28			<i> </i> -	P0 28-I2C_S0	J2-26	
		P2.13			 / -	P2.13	€ J2-27	
	_			-	~		l	

neutrifin CPU/Connector Description Note Pp.Z/JZ-ZI GPP Inout Pp.3/JZ-ZZ GPP Dwhat

GPP Pins, CPU Naming

CPU Datasheet Sor Grenen Phyrose Port of


pin. For other functions, the direction is controlled automatically.

Table 80. Pin function select register 0 (PINSEL0 - address 0x4002 C000) bit description

✓	lable 80.	Pin fun	ction select regis	ress 0x4002 C0	00) bit descri	cription	
	PINSEL0	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value
	1:0	P0.0	GPIO Port 0.0	RD1	TXD3	SDA1 (00
	3:2	P0.1	GPIO Port 0.1	TD1	RXD3	SCL1	00
	5:4	P0.2	GPIO Port 0.2	TXD0	AD0.7	Reserved	00
	7:6	P0.3	GPIO Port 0.3	RXD0	AD0.6	Reserved	00
	9:8	P0.4 ¹¹	GPIO Port 0.4	I2SRX_CLK	RD2	CAP2.0	00
	11:10	P0.5 ¹¹	GPIO Port 0.5	I2SRX_WS	TD2	CAP2.1	00
	13:12	P0.6	GPIO Port 0.6	I2SRX_SDA	SSEL1	MAT2.0	00
	15:14	P0.7	GPIO Port 0.7	I2STX_CLK	SCK1	MAT2.1	00

PINSELD Spein Purpose Register (00 GPID PINSELD[5:4] = TX Z bits @ Bit 4 \$5

ATC Let used.



Z. Addr. Bus 32 Bit.

A31030 a29 ... a2a, a Most Significant Bit Feb 9 (Wed) Today's Topics: 1° CPU Architecture; ZO MCULX Presso, IDE, GPIO Testing Program. Example: Compilation & Build First Frimwave Program for GPP I/O Testing. Note: Visit we website , Sign up to Become a Doveloper. Down Load MCK Xpressp. Step! Startyour IDE XIPRESSO. PANEL II II Project Panel (I): Jupost LPC176a Patch from Z40 Class githinb.

Least Significant bit (Little Endian)
"Little Endian" V.S. Big Endian

To set up the IDE Development Environment to month your tanget platform.

CPU.

Module Bourd (3rd Party)

Go to Unick Start Panel to Import
LEC17 bu patch, And projects
Note: There are several projects,
Tre-tested for your references propose

Step3 - 2018S-11-GPIO-2015-1-30.zip

Jon Homework. Sample code) for

Step4. Brild & Execute GPSO Sample Project
Highlight GPSO Traject at the project
Panel -> Move to
Quick Start Panel, Click on Brild to Brild it.

Note: If not the first time, then Clickon" Clean" to Cleanit. Steps Flash White to FLASH memory, then executing the Twyram Step by Step (OR Execute the entire program). Note: For Debugging, you will need to make sure the IDE Setting is for "Semi-Host", e.g. your trost Laptop Will be allowed Communication to the Board During Debugging Provess. However, when doing deployment, Chusse" trost "settings insteady in the Board Configuration. Homework: (Due 1 2 Week's from Today) Feb21, Manday 11:5apm. 1. Build A Trotalype System for GPIO Testing, In Albert Testing. 2. Fraide Schematics Drywing. Usethe tolof your Freterame. 3. Take a photo showing UTOON And Entire System (Thotalype

+ Host with USB Link)

4. Pravide modify C hade as a Separate file.

5. Put Everything into One polf Except Clode. 6. Zip the Submission, use Naming Lowerthon 7. FINSTNAME-LASTNAME-SID-GPTO. 2'p Submit to CANVAS. Feb14 (Mandry) Today's Topics: 1° CPU Architecture Base Receme: CPU Datasheet from the class github / Rualiti/Conpezty Z021F-107~ Memory Map & CPU Block Dingram
PP13. A TOE & TP9,12 XPRESSOIZ Example: Continuation of the Theoretical 1. CPU Core, Cartex M3. ARM CPU Belong RISC.
Reduced Instruction Set Computer Temme Design Guidelines Uniternity Regularity Bus Syden (Data ~) L Orthorogonality 2. 32 Bit Avanileature

[R.F. (Register File)


32 bits

General Purpose R.F. Registers: Those Registers that can participate Any Meaningful Avillantic Logic Openhase Special Provose BANKOF Registers Special purpose 3919 Registers: With Special Dedicated Functions, such as init & Config of Peripherial Controller. ALW, 32 bits Question3: Consider A Sterial Purpose (Arithmetic Logic Unit) Register, which has 4 Bytes (Because of 32 3. Memory map. Bit Architectured, How many possible Addresses Question: How many individual for Fuch Special Purpose Register to Cover? -memory Address are there for Least Significant Bit 32BitArchitecture7 232=22.20.20.20 =46 Most Symificant & P & Notation 1 1 1 individually + IK ; Addresolle memory Cells. Name of MSB (SB) the Register 30 Bits Tig. 1 4. But Addressable Machine Those Machines whose Smullest 1 Z = 4 (AB)tes) memory cell with an unique address is a Single Byte. Byte Addressable Machine" Fig.2 0×0000-0000 → Question: What is the unit for 1st mem. Byte cell the memory Cells mentioned Above in Question 17 A Byte. 5. Power-up Address: ~ when the CPU Therefore, 32 bit Architecture - 44 GrByte is Rowered up, it fetchs the lot Executable

15t Executable instruction from this

memory Location.

Now, For A Special purpose Register illustrated Below, It occupies 4 Bytsin A memory Block



OXUUN-UUUH73

OXNUNU-UNUHTZ

A Special Purpose Register Covers 4 Address, Suppose the Smillest Addr. is X, then, we have X+1, X+2, X+3 3 Add; Haved

Addr. for the Special purpose Register

6. Divide memory mapinto 8 Equal Bunks.

$$\frac{2^{32}}{8} = \frac{2^{32}}{3} = \frac{2^{9}}{2^{9}} = \frac{2^{9}}{8} = \frac{2^{9}}$$

512m (Byte) 1 m the Size for Each Memory Bank.

Feblb (Wed)

Topics: 1° CPU Architecture Discussion Zo Trep. for the project of Building 20 to E (Louphils Processing)

Example: Continuation of Our Trevious Discussion.

1. Eight Egnal Banks a, 1st Bank: BANKO LastBank: BANKT

b. Brinks holds the power up Significant Address -> But Process

Boot Sequence

C. agrazoaza (3 Consecutive Bits to define each mem. Bank)


Question: Which 3 bits from the Addr. Bus Dowe need to uniquely define Each Mem. Bank ?

3 most significant Bits - D aziazaza

03/ 030 0294; daddi --- labad

d. Defining Starting Addr. for Each mem Bank

									·					12
	مير	ر م	020	. Q.	027	· a, ao			<	Stanki	ng Addve	. ડ S		
	<i>U</i>		0		0	- 00	BANK	b (1	st)		000_U0			
	0		1	١			BANK	1 6	ing)		.000_U			
	D	1	0		,		BANK			oxy	000_000	O		
		ì	(!			•							
		•		l			•		_					
	I	١	1	(0	0	- 0 0	BANK	기 ((8H)	oxe	0-000	000		
_	- 1	. <i>a</i>	<u> </u>	`	2			<u> </u>	•					
					roy Ban	-		۱۲گ اسده	1 Hectur	· A		WZM0	n m	AP.
1	which	two	gs (a	·) 5	PI Tort				Diagran			4 08	LPC1768 memory space reserved private peripheral bus Cel	FFFF FFFF E013 0000 E000 0000
	(d __	P por	+7				•	* ***	There are a second and a second				reserved Cut AHB periherals Cut reserved Co peripheral bit band alias addressing Co	5020 0000 5000 0000 4400 0000 4200 0000
<	S_0 : ()	His	1. Ŧi	rom (EN Data	sheet,		ARI Specior	And the second s			1 08	APB1 peripherals (by APB0 SPAM) bit band alias addressing (by APB0 SPAM) bit	4010 0000 4000 0000 4000 0000 5400 0000
			y M		•	,		#9 ine gog 1	20 Annual National Na			0.5 08	1980 1966	200A 0000 2009 C000 2008 4000 2007 C000
	G	CPIO	Blog	ck S	ituding A	dlv.		SPO FEMALE INFO FE	Topolic reacts Security Security Topolic reacts Security Topolic reacts Topolic reacts			code space	8 kB boot ROM by reserved by 32 kB local state RAM by reserved	1FFF 0000 1000 8000 1000 0000
			0×2	2000 O	1-000	;		The State of Colors of Col	Son de l'icon Non designape alloss segrations à francolis.			o C00 (512 kB on chip fash (val	0000 0000
	Op		•		In-depth	•			k		IDE .		<u>z</u> 7	آ ، ا
	· · · ·	•	tion)							>	LPRESS	υ 		L9.1
	CTPT	Par	inher	Qh	ombolks.	→			Canzid	er ZT) brup	nius E	mine	•
							figuration		Desi'	m.	\; De	1	7.)
	<i>-</i> /(e	<i>20100</i>	- uni (,		OR CO	while Re	niste	, 7	Wiel.	1: De	Silyn 9	(lead	hze.
							ofig. And in		d	HAPUM	g thrut	IND D	1 Hang	wave-
	Addı	. ye .	the			GPP.	Eristen		S	affubre	F: ZE	esign.		
	Ren	v ister	•		<u>~</u>	Contr	oller		ヤ	Vases	E: ZE) Vector	or perm	phics
		F	KINT	R (Fast Ilo	Divedio	eriphen Wer waldining			_	ing Eng			
		R	ehis	ler,	eg., De	give In	nd Adord		_		1 .			
		4	Direct	(m)	0	•	ı	_			sign J	^		
	Zndn						ZOUPLOO)	Grap	hiust	Hisplany.	modul	le	
•	3rd	٦,	1 ,	٠,	΄. δ	a > 0)	KADOO DOOG)						
_	Therefy	ve (GPP T	-ort	is within	n Bank 1	(znd B	nk)						
	ν		\	,			V	٧						



Resolution: MXN (0,0)

No. of Pixels Fer Row

7207, 19807 - Righ Resolution