Next monday, Ang. 30th.

Everyphils 3D Shudow.
Protessing 1 (0%)
Engine Engine | 6 Pill --ED Gruphils =3078,30%. Angust 25 (wed) 10% Teflection midterm: 30%, Final 40% (Comprehensive) Today's Topics: 1°Bill of material Option 1. (5%+) NUDA NAND Reference: zithub/hudili /Cmpez40/2018F Ja. Likely Devices Ordrers, O.S. C/C++, Pythow. b. I/D Juterface. Edge AI "The B.

GPID, SPI. The B. D.M. 1. CPM module NXP LPCITG Optim 7. (5%+) RISC-V Target 3rd Party (Digital Aut), module To Distributors Sol, FPGA Board, Proposit (me parmyruph), Submission Digitary. Lom, Monser. Com etc. Expecting Delans. Lead Time Over & Weeks By Sept 157 (Wed) vin 5-mml Alternative 1 Te-we the proviously Policy ON Project Submission 1º. Form 3-4 Person Team. Team (4 Person) Zo No Sourie Code Design material Each person will need to have Course Copied: All Course material has to be completed judicidnally; his her Board; Option 1: NAND. a 4400+ "firmware" Datasheet 3° Lateroject, 10% perweek; b Jetpack 4,3 or Higher tool for o (O.S.+Libs.+Puckages) Flashing the CPU modele

SLEDS. (Red Green) for PWIZ. Coding in Joth user & Kemul Spares. -> O.S. Distr. Tool chain, Device Oniver Debugging (GPID), ILED = 4~10mA d Connectors.

d J1 for POWR Input Rpin 2, Davelopment; OPtion Z. PCISC-V. verilog, FPGA. Breakable 7. Power Regulator IC Suchis 78/2, 7005 ... 1117 78/2 Vin Junt Fig. 1. Fig. to mout CPU module. @ Switch, 5/W1: to togale f Wive for Wive Wrapping Soldering 28-30 AWG 1, 02, : 200 00C, 1, 15; 1500 C Vin 7 Voit + 1.5 Voc ... (1)

DC Voltage Source (1)

Admptor 4. Color LCD Display module About 7805

1000 mW.

1000 mW.

1000 mW.

1000 mW.

1000 mW.

1000 mW.

1000 mW. = SPI (Sein Peripheral

= Interface)

= Software Graphics (Driver)

+ October Lib.

Actual Interface LCD. or a formulting my Chirent Feeding.

Why Do
We use it?

Rating MC U Xphesso (ID.E.) 5. "Other" thing. Deplay the System. 12J-45 Connector 3 " Hus" Company to Resistors

	Anthmetic Lagic Operations. To Define Determine the Behavior of Teciphenal Special Purpose Registers. Naming Convension: Controllers. SPRS 32 hit 6 letters
	Sour Prince Reidons
	Special Purpose Registers. Naming Convension: Controllers.
	5) les 6 letters
	Common Design for SPKS: Note: Little Endian
	0 1 9 2 11 67 - 5 5
	Box inter of Courteller LSB is ap,
	CON Z. Byte Addressable machine
	2. 17 5/ 5/ 5/ 5/ 5/ 5/ 5/ 5/ 5/ 5/ 5/ 5/ 5/
	Ruot (3 Letters) is a machine whose
7	Ruot (3 Letters) is a machine whose 2° Data Register, DAT Smallest memory cell 1. lith an washing address
	TILL O (SILL) Ch. # 111 With an unique modress
,	30 Pall-up/Down (Electric Characteristics) is a single Byte.
	C. Dala Bis B. Directional Solits Total memory: Information Flowing Both Directions. 32 2 16 -16 -16 -16
	2=5,516,516 ···(1)
	Helical Miller II and American
	Publicss, "Uni-directions" trom CPU to the Outside. 32 bits Zio=1K, Zzo Zio 20 CPU to the Outside. 32 bits Zio=1K, Zzo Zio 20 In IK = 1 Gign
	Notation: 32 bit Register LSB Z'= M. K= 1 Gign
	(TPTV[3]: 0]
	Z=2·230=4.6B
(-1	
7	3. Memory map.
GPR	[31] FIGZ GPKX[0]
-	
- 1	For Address Bus, Addr [3]:0]=
	$\alpha_{31}\alpha_{30} - \alpha_{1}\alpha_{6}$

CMPE240 Define Stuty Addr. of Each Bank: 7 = 4 6B as, aso azq! az BANKÓ BUNKI BANKI BANKS Bookb Fi43. 0x0000-0000 Hex BANK 7 32 bits for the Address Write the Address for Each Bank.
"Starting" (32 bit) 8 losts fouthis memory a. PWR-hp Modures: OPU will fetch the 15t FURBANKO: DX0000_0000 Executable from this memory BANK1: 0x2000-0000 2: 0x 4000_0000 → 0×0m0-6000 Example: CPU Datasheet pp. 13. for ARM GPID OX2009-CDOD Note: for x86, the pur up Address: OXFFFF-FFFD a Collection of SPRs are mapped to here , e.g. b BANKS. 232/8 = 232/23 Addr. for SPRS are Mupped to Gere & Which memory Bank Rolds this GPID? BANKI How many Bits Down need to whose stating Address is uniquely define truch Brook? oxxma- coo 3 late > 0-51 030 929

Controller Peripheral Controllers eriphum Controllers

BN the Mem map. Controller

APBO & APB

bit31 Fig. 2 SP.RS. OXYOUS_DOOD Where to find GPP LON on the Size your memory map? — DAddu.

CON'3 Letter of GPP CON is described on CPU Datusheet.

a Naming conversion Plefixt Prots Postscript CPU Datusheet.

3 Letters 3 Letters 3 letter SPICON "SPICON OO!" for Example -> C compiler /C Code

CMPE240


Reference: 1° ZOZIF-los ~ ON C-Code for In: + & Config is regned Z Possible Combinations

ef Init & Config. Feature Gpp (Feneral Purpose Pout) 32 pins, Define pin 16 as output Example: Make GPP for Input & Dutput Testing. we have to use the following init + Config pattern: 1 Hardware Software | NXP MCN XUVESCO
Import GPP Sample
Design Step 1.
Identify | Select GPP | GPP-7 ins
PID. Z., PB3 6:431 OX FZHD_FFOD To make pin (bas an output. (Connector - Delection Data Sheet First, Port the Avanteuture Step Z. Define Pp. 2 astent, Compiler to the target #define GPPCON Addn PR3 AS INFINT, from the Design the Handware memory then, Cory OXFZOO_FFOO into Step3. SPRS (Special this memory Location. purpose Registers) for Homework: Show+ Tell
By Next Week Installation of MCU the GPP Feripheral Cartroller + Import 401769. Connector CPU

T2-21

PD:2

PD:3 CPK Anto Sept 15 (W) Architectus Sheet Today's Topics. GPID Design 4 SPKS



From the Example, git, 2021F-105

From CPU datasheet, GPIOs are configured using the following registers:

- Power: always enabled.
- Pins: See Section 8.3 for GPIO pins and their modes.
- 3. Wake-up: GPIO ports 0 and 2 can be used for wake-up if needed, see (Section 4.8.8).
- Interrupts: Enable GPIO interrupts in IO0/2IntEnR (Table 115) or IO0/2IntEnF (Table 117). Interrupts are enabled in the NVIC using the appropriate Interrupt Set Enable register.

Chaptera, PP/29

PINSELTS 4] for PDZ

PINSEL[5:4] = DO CONTPP PINSEL[5:4] = DI for MART

TP 133 FIDDIR Example,

P\$3 orbert, Find SPR?

Define bit Untre

for the Differt

Table Look up.

Frodorrb

FIDSET, CPU Ditusheet Lusk up.

void GPIOinitOut(uint8 t portNum, uint32 t pinNum)

if (portNum == 0)

 $LPC_GPIOO->FIODIR$ |= (1 <<

pinNum);

else if (portNum == 1)

LPC GPI01->FIODIR |= (1 << pinNum);

Logic Operation | = BHWise

<<pre>pin N nm // Sut Diveblow
to pin Nom

```
P(XV) Notation
                                           〒(***)=(***)
 Example: Set Pin
                                            克一只从火~
     void setGPIO(uint8 t portNum,
                                           points), (xi,yi)
     uint32 t pinNum)
     if (portNum == 0)
                                Tum DNLED Vertex, Vectors
                                  (intent)
     LPC GPI00 \rightarrow FIOSET = (1 \ll 1)
     pinNum); //1 as output
     printf("Pin 0.%d has been set.\
                                          7:= P; (x; y;) = (x; y;)
     n",pinNum);
Example: Clear the fin
                                                Furnilation for
                                                a straight line
     void clearGPIO(uint8 t portNum, uint32 t
     pinNum)
     if (portNum == 0)
     LPC GPI00->FIOCLR = (1 << pinNum);
     printf("Pin 0.%d has been cleared.\n",
     pinNum);
                                                      142
                                    Sept. 22 (W)
 Now, 20 Verto Graphics
                                      Graphics Engine 20 G.E. 30 G.E.
P(X, y) a point, vertex, a vertor
                                   Cousider 27 G.E.
                                                        Graphics Orplay
                                    of Theore, Formulation
      P(X,Y)
                                     Algorithms/Suftware
                                     -Implementation Hardwalk
- Frotolyping
```

P(X, y)
Pi+1

Note: Need 2 points Pri, Priti to

Let's define a direction vertor J (xa, /a) = Pin - Pi

= Fi+1(Xi+1, Yi+1) - Fi (Xi, yi) OR,

Example: Suppose given a starting
Pt. Pi(Xi, yi) = (3,4.5)

Piti(Xit), Yit) = (5.5, b3)

Find direction vector ?

Sol. By Egr(1), we have

J(x1, y1) = Pit1 - Pi

=((x,41,24,)-(x,2))=

= (Xixi - Xi, yixi - yi) Sub. the given Condition

into the divertional reutor, we have

J=(5.5-3) (6.3-4.5)) = (2.5,18),

In ClGt Cooling, we use the following Egnation, From Egn (1), we have

a(x2,74) = (x1+1-x1, x1+1 - 2)

 $\sqrt{\chi_2 = \chi_{i,i} - \chi_{i}}$

[42= git1- yi ... (1c)

direction_x = x[i+1]-x[i]; direction-Y= y [it] -y[i];

Let's uniquely define a line Need a pt Priper Piti; and directional ventor

P(xy)= +i+ x(Prin-Pri) ...(z) Starting Pt Scaler Vertor

CmpE240

L=0, then P|x,y)=Pi(xi,yi)

Stroting pt.

X=1, then

P|X,y)=Pitr (xit,yi)

D< X<1, Any Point TIX.y) Between Pi and Fin. 2 > 1 Any pt. P(x, y) Beyond

Fate (Xivo, Yivo).

X<0, Any point Beneath TIKINI).



Rotating Squares AND Trees.


Example: Design At Rotating Signales


Stepl. Definey ventus pts

Po(x0,90)=(60,60), Pi(x1,4)=(0,60)

72(X2. Y2)= (17,10), 73(X3,43)=(60,10)

Bused on the Angsient display device





Note: Be some to Arrange Pri in a Counter Clockwise direction. (for Later 30 Hidden Line/Swifme (Removal)

Step Z. Use



アルタン=た(以り)ナル(おか(以りない) 一P~(x;y:))

Report: LCD Soldering DN The Win Wrapping Board, Imput Single line Drawing Project.
the Win Wrapping Board,
Twent Single live
Danish Froisi
Marin J. Marin