CMPE240
Fall 2023

1/

Aug 21 (Monday).
Organizational meeting.

1. github.

https://github.com/hualili/CMPE240-Adv-Microprocessors/tree/master/2018F

2.

Course and Contact Information

Instructor(s): Harry Li
Office Location: Engineering Building, Room 267A
Telephone: (650) 400-1116
Email: hua.li@sjsu.edu
Office Hours: M.W. 3:00-4:00 pm ← In Person.
Class Days/Time: Mondays, Wednesdays, 1:30-2:45 pm
Classroom: Engineering Building, Room 331
Prerequisites: CmpE 180D for non CMPE or non EE undergradua
documentation of having satisfied the class prerequisite requireme
dropped from the class.

3. Emphasis on the Advanced Nature of the Microprocessor Systems. → Embedded Nature, ARM CPU. → GPU: graphics Processing Unit

Architecture of a computing system including system bus, memory subsystems and peripherals. Uni-directional and bidirectional bus architectures. SRAM and FLASH memories and their interfaces with the system bus. Design of Graphics Processing Engines, interrupt controller, transmitter receiver, timers, display adapter, and other system peripherals and bus interfaces.

→ Engine for Deeplearning, AI etc.

4. Hands-on.

Datasheets. → Spec. → Hardware Prototype Board With Color LCD Display ← 2D Graphics Engine

↓

CmpE240 Fall 2023

3D Graphics Engine

↓

Benchmarking (with Ref. to NVDA Jetson NANO)



Live Drawing Sample Code.

(x_i, y_i) Starting pt.

(x_j, y_j) Ending pt.



Action Item (Homework, No Submission)

About 22,800,000 results (0.59 seconds)

NXP Semiconductors
https://www.nxp.com

NXP Semiconductors: Automotive, IoT & Industrial Solutions

NXP is a global semiconductor company creating solutions that enable secure connections for a smarter world.

Results from nxp.com

Note: Homework/Projects are ~~to be~~ posted on CANVAS, with Written Requirements. Those are the material to be Submitted.

5. PPTs, Lecture Notes (White Board Notes), Datasheet(s), are posted on the github.

Textbook

- NXP LPC17xx datasheets;
- LPC1768/1769 CPU Module schematics;
- Dave Jaggar, ARM Architectural Reference Manual, Prentice Hall, ISBN 0-13-736299-4;

- Reference: ARM11 data sheets and on-line web materials on line https://github.com/hualili/ , or at the SJSU CANVAS provided copyright permitted;
- (Optional) Nvidia Jetson NANO datasheet and user menu (online from Nvidia developer website);
- (Optional) RISC-V tutorial (the link to be given in the lecture) and FPGA verilog implementation guide (the link to be given in the lecture).

Note: 1° Initial Sample Projects, ~A Dozen Sample Projects.



GPP (General Purpos Port)

Target CPU
NXP LPC11C24
LPC1769

The Code was for LPC17ba, But Newer Samples for GPP, Graphics Display for LPC11C24 were developed and posted on the github.

Next Level of the Sample Code



The Lower After Sample code for 2D & 3D Engine Design.

PPT Material in pdf.
will be used in the Class.

Datasheet. Note: 1° CPU Datasheet is in CMPE244 folder



Grading Information

Quiz, Homework, Projects	30%
Midterm Examination	30%
Final Examination	40%

August 23rd (Wed)

Announcement:
1° Lab Space BM268
2° CANVAS to be up by this week.

Introduction.



Example: Architecture of LPC1769 (LPC11C24)

Can be purchased from digi-key.com or Mouser electronics



CmpE 240
Fall 2023

5/



Image shown is a representation only. Exact specifications should be obtained from the product data sheet.

OM13093UL

Digi-Key Part Number	568-14402-ND
Manufacturer	NXP USA Inc.
Manufacturer Product Number	OM13093UL
Description	LPCXPRESSO LPC11C24 EVAL BRD
Manufacturer Standard Lead Time	16 Weeks
Detailed Description	LPC11C24 LPCXpresso™ LPC11C00 ARM® Cortex®-M Evaluation Board
Customer Reference	Customer Reference

Note: Please start the Purchasing Process.

Note: CPU Datasheet.

2011



Fig 1.a



Fig 1.b.

GPP/GPIO : General Purpose Port
or General Purpose I/O

S.P.I. (Serial Peripheral Interface)

Note: One of the GPPs supports Ex INT. (External Interrupt).

Memory Map.



CmpE240
F2023

Note: For the memory map Discussion:

1° RISC: Reduced Instruction Set Computer.
- ARM.
- MIPS
  - Golden Rules:
    - Uniformity,
    - Regularity,
    - Orthogonality)

2° 32Bit RISC Processor → 32bit Architecture
- 32bit Addr. Bus.
- 32bit Data Bus.
- 32bit R.F. (Register File)
  - GPRs (General-Purpose Registers) 32bits.
  - SPRs (Special Purpose Registers)
    - 3 Cats.

↓

32bit memory map.

$2^{32} = 2^{10} \cdot 2^{10} \cdot 2^{10} \cdot 2^{2}$

1K (1024) ~ 1M (1K x 1K) ~ 1G

4G? Byte!

3° Byte Addressable Machine.

A smallest memory cell with an Unique Address is a Single Byte.

4°



August 28 (Monday).

Note: 1° CANVAS is up.

2° CPU module & LCD module

ST7735 Controller

SPI – Interface

https://www.amazon.com/Display-Module-ST7735-128x160-STM32/dp/B07BFV69DZ

cs › Computers & Accessories › Tablet Replacement Parts › LCD Displays

Note: 8-pins or 10 pins module are OK for the Implementation

Roll over image to zoom in

1.8 inch SPI TFT LCD Display Module for ST7735 128x160 51/AVR/STM32/ARM 8/16 bit

Visit the Walfront Store

4.0 ★★★★☆ 42 ratings

Note: ST7725 or ST7735.

$10.99

With **Amazon Business**, you would have **saved $85.08** in the last year. Create a free account and **save up to 5%** today.

Brand	Walfront
Personal computer design type	All in One
Operating	Linux

3° Bill of Material (BoM) for this Class:

1°. CPU module
2°. LCD module
3°. Wire Wrapping Board.

4"x3" Through-Holes with metal plating (Just to cover the holes, Not the Entire Board)

Or your Choice



Miuzei PCB Board Prototype Kit for Electronic Projects, Circuit Solder Double-Side Board with 40 Pin 2.54 mm Male to Female Headers Connector, 2P&3P Screw

Example: Memory Map.

Divid the mem. Map into 8 Equal Banks.

			$a_{31}a_{30}a_{29}$ Starting Addr.
BANK 0	First	000	0000;0000;...;0000 → 0x0
BANK 1	2nd	001	0010; ... → 0x2000_0000
BANK 2	3rd	010	0100; .. → 0x4000_0000
⋮		⋮	
BANK 7	8th	111	

$a_{31}a_{30}\cdots$ $a_{29}a_0$ ← LSB

MSB

32 bits Addr. Bus

Note: Important, to be used in the Design Process.

Memory Bank with a Starting Addr. 0x4000_0000 → 3rd BANK (BANK0, BANK1, BANK2)

Find A SPI Block

9	RTC + backup registers	0x4002 4000
8	SPI	0x4002 0000
7	I2C0	0x4001 C000

SPI Peripheral Controller is Located at 0x4002_0000

Question: How Big is the memory Block for SPI Controller?

Note: "Little Endian" Convention

Choose $a_{31}a_{30}a_{29}$ to Identify the memory Bank.

$a_{31}a_{30}a_{29}0;0000;\ldots;0000$ Lowest Addr.

$a_{31}a_{30}a_{29}1;1111;\ldots;1111$ Highest Addr.

$2^{32}/2^3 = 2^{29} = 2^9 \cdot 2^{20}$

512 | meg.

Example: Identify One of the SPI Peripheral Controllers By mem. map.

0x4002_4000
− 0x4002_0000
0x4000

LSB

MSB 0100:0000:0000:0000

$2^x = 1 \cdot 2^{14} = 1 \cdot 2^4 \cdot 2^{10}$

16 . K

Note: This Block of memory is employed for A set of SPR's (Special Purpose Registers) to perform SPI function.

Example: GPP (General Purpose Port)



GPP (Peripheral Controller)

↓

mem. map Location & its Block size

↓

SPRs (Special Purpose Registers)

Responsible for Init & Config.

↓

Control Register.



32 bit SPR.

Naming Convention "3+3" for All if Possible

Prefix + Root 3 Letters
3 Letters

August 30 (Wed)

Note: 1° CANVAS has been updated with Homework One ON Friday, Opt. Honesty Pledge Signed Form to Be Submitted ON CANVAS.

2° Bill of Material.

Ref: ON the github of CmpE240 20185-2_... Bill_of_Material

3° Homework (0 pt) Due Sept. 10 (Sun)

Installation of NXP MCU Expresso.

Submission: Screen Capture that Shows the MCU Expresso. + Personal Identifier.

Ref: github. → PPT for MCUXpresso Configuration.
{ NXP Developer Forum, pdf

Note:

gcc/g++ Compiler → Porting to the Target CPU, NXP ARM CPU Core LPC family Cortex M3 → Porting to the target Board

Open Source

4° Please bring the CPU module to the class for inspection & Discussion.

CmpE240
F2023

11/

Example:



Design of GPP

GPx CON

Prefix — Root

x: Allow the user to Define which port.

Note: Multiple I/O pins possible for Each GPx

GPACON

0X uuuu-uuuu

0X2009_C000



32 bit SFR.

GPA Port Pin 5 as an Output pin → Need to Identify the Bit(s) in GPACON for the selection Purpose.

Sept. 6 (Wed)

Example: Inspection of LPC1114 OR LPC1769.

Purpose: Identify Pin 1 ON the module. Match it up to Sch of the Board module

Ref: On the github LPC1114 AND LPC1769.

Note: 1° Physical pin assignment, e.g. pin 1, pin 2, ..., etc.

2° Namings of the pins
- a. Connector Related
- b. CPU Datasheet Related (C/C++ IDE, Code)
- c. Functionality Related.

→ Use All of the above in your Connectivity Table

3° Power Pins
- a. V_{IN}, V_{out} pins
- b. GND pins → Common GND

4° SPI (Serial Peripheral Interface).



CmpE240

F2023

12/

"3+1" pins

- MOSI (Master Out/Slave In)
- MISO (" In/" Out)
- SCK (Serial CLK)

} "3"

- EN/nEN Enable Active high or Active Low.

J6 or J2, 40 pins Connector.

Header Connector → male

Connector Header Through Hole 16 position 0.100" (2.54mm)



Soldering the top left corner pins (2~3 pins) And the Bottom pin(s) (1~2 pins).

~~c. Soldering the LCD module.~~

Sept. 11 (Monday).

Note: 1° Bring your Prototype Board with the CPU Mounted ON the Board.



b. "Mount" → Solder the CPU pins

Example: SPR for SSP0.

Ref: github/hvedinli/Cmpe244~2021F-107 or

PP[3]. a. 32bit SPR.

b. Name: SSP0CR0

for the peripheral controller0. (multiple controllers)

Prefix + Root

CmpE240

Fall 2023

1 pt. 13/



SSP0CR0

0x4008_8000

DSS

SSP0CR0[3:0] = 0111 for 8 bits Transfe

SSP0CR0[5:4] = 00 for S.P.I.

SSP0CR0[6] = 0, SSP0CR0[7] = 0 By default

SSP0CR0[15:8], SCR. Serial clock Rate

CR0

8 bit → 2^8 = 256 → [0, 255]

SysCLK (System Clock)
CPU Clock.

PCLK (peripheral clock)
1/2, 1/4, 1/8, ...

SCR Controls S.P.I. Clock.

Range to work with to define Serial clock. SCK.

$$f_{SPI} = \frac{PCLK}{CPSDVSR * (SCR+1)} \quad \cdots (1)$$

from a SPR
[2, 255]

[0, 255]

254 ?

Homework, Due 1 week from Today. Sept. 20 (11:59 PM)

a) ~~Build~~/Mount CPU module and SPI LCD Display module on the prototype Board, Solder them on the Board.

b) Take a photo of your Prototype System, and Submit the photo with Caption on it, with your SID, Name. Submission on CANVAS.

Bring your prototype Board to the class.

Example: Suppose we define

(1) PCLK = 20 MHz;

(2) f_{SPI} = 5 KHz (e.g. → 5 Kbps)

(3) Design By Assigning SCR to Realize the Bit Rate Requirement.

Sept. 13 (Wed)

[Note], Inspection of the prototype Board (Work-In-Progress)

Sol: From Eqn (1), pp 431.

$$f_{SPI} = \frac{PCLK}{CPSDVSR * (SCR+1)}$$

from the given condition, we have

$$5X10^3 = \frac{20X10^6}{CPSDVSR * (SCR+1)}$$

Design By Iteration.

First, Let CPSDVSR = 4
Solve for SCR

$$CPSDVSR * (SCR+1) \Big|_{CPSDVSR=4} = \frac{20X10^6}{5X10^3} \quad \begin{matrix} 4 \\ 10^3 \end{matrix}$$

$$SCR+1 = 4X10^3/4$$

$$SCR = 1X10^3 - 1 = 999 > 255$$

So, the Next Iteration of the Design

Let CPSDVSR = 32
from Eqn (1), we have

$$CPSDVSR * (SCR+1) \Big|_{CPSDVSR=32} = 4X10^3$$

$$SCR+1 = 4X10^3/32, \quad SCR = \frac{4X10^3}{32} - 1 = 124 < 255$$

Hence, Our Design provides the following value for the Required f_{SPI}.

CPSDVSR = 32 and
SCR = 124
⇓
124 in Binary format.

CmpE240
F2023

15

C-Code / MCU Xpresso.

Note1. Projects Imported into the MCU Xpresso. (see I)

Note2: Import 1769.zip. (from the Class git) By using II. (GPIO project as Ref.)

Note3:

DrawLine.zip.

LPC24 DrawLine.zip.

2018S-10-n

2022F-104c



Step1. Config the MCU Xpresso.
- CPU
- Board

Ref: Class PPT OR NXP

Step2: Import LPC1769. patch. "zip".

Step3. Import DrawLine Project (1769)

Step4 Import DrawLine Project (11C24)

(x_{i+1}, y_{i+1})

(x_i, y_i)

CMPE240

F2023

16/

Note1. Sample Project for 1769. A Starting Point.



Source code : src



This is from SSP.C

```
148 ** Returned value:      None
149 **
150 *****************************************************************************/
151 void SSP0Init( void )
152 {
153   uint8_t i, Dummy=Dummy;
154
155   /* Enable AHB clock to the SSP0. */
156   LPC_SC->PCONP |= (0x1<<21);
157
158   /* Further divider is needed on SSP0 clock. Using default divided by 4 */
159   LPC_SC->PCLKSEL1 &= ~(0x3<<10);
160
161   /* P0.15~0.18 as SSP0 */
162   LPC_PINCON->PINSEL0 &= ~(0x3UL<<30);
163   LPC_PINCON->PINSEL0 |= (0x2UL<<30);
164   LPC_PINCON->PINSEL1 &= ~((0x3<<0)|(0x3<<2)|(0x3<<4));
165   LPC_PINCON->PINSEL1 |= ((0x2<<0)|(0x2<<2)|(0x2<<4));
166
167 #if !USE_CS
168   LPC_PINCON->PINSEL1 &= ~(0x3<<0);
169   LPC_GPIO0->FIODIR |= (0x1<<16);       /* P0.16 defined as GPIO and Outputs */
170 #endif
171
172   /* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 15 */
173   LPC_SSP0->CR0 = 0x0707;
174
175   /* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
176   LPC_SSP0->CPSR = 0x2;
```

SPI. Init & Config