Ang 21 (Monday) Organizational meeting. I. github.

https://github.com/hualili/CMPE240-Adv-Microprocessors/tree/master/2018F

Course and Contact Information

Instructor(s): Harry Li

Office Location: Engineering Building, Room 267A

Telephone: (650) 400-1116

-IN Person Email: hua.li@sjsu.edu

Office Hours: M.W. 3:00-4:00 pm

Class Days/Time: Mondays, Wednesdays, 1:30-2:45 pm

Classroom: Engineering Building, Room 331

Prerequisites: CmpE 180D for non CMPE or non EE undergradua documentation of having satisfied the class prerequisite requireme

dropped from the class.

3. Emphasis on the Advanced Nature of the

Micropholessor Systems. -> Embodded

NATURE, AIZM CPU. -> GTPU: graphics The cessing

Architecture of a computing system including system bus, memory subsystems and peripherals. Uni-directional and bidirectional bus architectures SKAM and FLASH memories and their interfaces with the system bus. Design of Graphics Processing Engines, interrupt controller, transmitter receiver, timers, display adapter, and other system peripherals and bus interfaces.

> Engine for Deeplearning, AI etc.

1 Hards-DN.

Datasheets - Spec. D Hardware

Sylphynt

Displan



NXP Semiconductors: Automotive, IoT & Industrial Solutions

NXP is a global semiconductor company creating solutions that enable secure connections for a smarter world.

Note: Homework Projects are posted

On CANVAS, With Written

Requirements. Those are the

malerial + De Submitted.

5. PPTS, Lecture Notes (White Board Notes), Datasheet(5), are posted on the github.


Textbook

- NXP LPC17xx datasheets:
- LPC1768/1769 CPU Module schematics;
- Dave Jaggar, ARM Architectural Reference Manual, Prentice Hall, ISBN 0-13-736299-4;

Adv Microcomputer Design, CMPE240, Fall, 2023

Page 1 of 8

- Reference: ARM11 data sheets and on-line web materials on line https://github.com/hualili/, or at the SJSU CANVAS provided copyright permitted;
- (Optional) Nvidia Jetson NANO datasheet and user menu (online from Nvidia developer website);
- (Optional) RISC-V tutorial (the link to be given in the lecture) and FPGA verilog implementation guide (the link to be given in the lecture).



	PPT Material in Pdf. will be used in the Class. Datastreet. Note: CPU Datastreet is in Compt 244 folder 2021F-107-lpc-cp(-UM). CH 2021F-107b(sch-)LPC
	will be used in the Class.
	- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	Datastreet. Note: CPU Datastreet 1514 (mpt 244 to later
	2021F-107-lpc-cp(-UM.)
_	2021F-107b/schLPC
	Grading Information
	Quiz, Homework, Projects 30%
	Midterm Examination 30% Final Examination 40%
	Final Examination 40/6