Janzb (Wed) Today'S Topics: Introduction & Organizational meeting HARRY LT, Ph.O. Greensheet: Un-Line from github https://github.com/hualili/CMPE240-Adv-Microprocessors □ hualili / CMPE240-Adv-Microprocessors (Public) မှာ master → မှာ 1 branch ⊙ 0 tags hualili Add files via upload 2018F Add files via upload 1769 patch.zip CMSIS_CORE_LPC17xx.tar.gz Naming Convention: Y't Semester+ ID+ Name of the Doc. E-mail: Lua. Li@sjsu.edu Text message: (650) 400-1116 Diffice Homes: Mondays & Wednesdays 4:30-5:30 RM. Office hours Zoom link: Join Zoom Meeting https://us04web.zoom.us/j/9841607683? pwd=UIA3aEk1TnV4bjNLQk5CQkw0dDk4UT09 Meeting ID: 984 160 7683 Passcode: 121092

TextBooks+Ref No text Book, But NXP CPU Patisheet is utilized as a Base Line Ref 2. SCH Design of the GPU module, TRES (Per.D.) Phototype Board: Each Person Will Build his her Prototype System. Team work is enrousaged, form 4 people team for this Class. However all the work has to be done individually. Grading: Midtern 30% Formal: Witten Exam But Need to have prototype ready to Execute Programs, And get photos of your Prototype Board. Final Exam: 40%, Similar formal as the minderm. Honework, Projects Counts Another 30%. Witten Announcement on White Board (Lecture Notes) And STSU (ANNAS. Late Project Submission will have 1 pt Penalty Per each Lecture Day. Introduction.

1. Bill of material for LICIT ba

Prototype Board Design.

Javis (Monday)

Today's Topic: Introduction.

Trototype System.

Task: 1. Form & Person Team

Work Together throughout the

entive Semester. By this Wednesday.

Prototype System.

a. Prototype

Board

c. LCD Display

Fig. 1 b. LPC 17 ba CPU module


Note: a. Adequate Size
Not Too big, to hoot LPC 1769
module & LCD Display module,
Plus Glue Logic.

Grab Logic GPIO Civenit as a part of the Glue" Sthernet Connector, PJ45,

in the future for possible networking Applications,

TCP/IP, Micro-Web Sewer.

4" x3" Or Similar Size. 16 cm x 11 z cm.






Fig. Z CPU Digi-Key, or monser Electronics

CPU: Contexm3

C. LOD Diplay module

SpI (Serial teritheral Interface)

Software Driver function(5) are

Provided Adiessible

• LPC 1769

Color TFT LCD display

Resolution: 128x160,

Pixel Depth: 18-bit (262/144) colors

Controller: ST7735 🗾 Interface: SPI interface


LCD Pins

LPC1769 Pins

From the class github

LCD module

- 2021F-113-LCD-TFT (ThinFilmTransistor).jpg
- 2021F-114-display-NEC-3P5-LCD-68775.pdf



Compounents for:

Power Unit Design Need

(GPIO(General Purpose I/O)

LPC1769 is powered with 3 Options.

Option: USB Cable Connection to provide power from the tost (PC) to LPC 1769 GH module.

for Debugging Testing Purpose But not for Deployment

Option Z: External Tower to the prototype System. To Allow you Deployment of the Frototype System. - Mandadory, R)

the last project, each problype will have to deployed with Zatomal Power


7.5 V~ a V DC @ 1500 mA ~:4000 mA Prototype System. a. Prototype Board Board C. LCD Display b. LPC 17 ba CPU module Birld Option Z Power Unit Circuit is requied Now, Before the first

Components Or the Power Unit

1 Wall-mount Apalor.

Spec. 7.5~9VOC


1500 mA ~ 4000 mA.



(2) Ted LED indicator, to 3how Power is on off.

VLED = 1.2 VOC; 8~10mA

3 Power Regulator IC 7805, or



L78

 $C_1 = 0.33 \mu F$

in U.S. Kernel Space

5% Bonus Implementation at


Registers Hendware Level, LCD

LCD has to the Same SPIIF

GPP IIO Owhat Testing.

for NAND &LPC1769.

Example: GPIO I/O Testing Civerit



GPP - 4p

Fig.z

GPP: General Phyrose Port, Same as GPIO.

GPP R, Vac (3.300 1 SIW = W-1 RZ = GND Culculation of the Resistor

Vo = VLED + IR

VLED = 1.2V, I=(0mA, V=3.3V) Substitute the (Cmos)

above Conditions into Egn(1),

3.3=1.2+ Rxlox10-3

15= 21/2= = 5/1×10 = 5/0 T

Consider Resistor Value Calculation

Better Design

(GPP)

Select Resistor Value to Regulate

the Amount of Cement ~ 10 mA

Hence, R12 = Vce/10mA = 3.3/10x10-3


= 33×10² II.

Note: please use right size of the

Prototype wire Zb~30 AWG.

Figib.





Striveday™ 26 AWG 100...

Note: Optional - Right Angle

12J-45 Connector. (8 POS)
(Fermle)



Modular Jack 8P8C PCB ..

\$0.69

PEconnecto...

Exercise: Bring your Prototype Found together w/LFG769 CPU module to the next Class.

Z. Form 4-Person Team, Rave

a Coordinate, And report your

team formation By next class.

Example: LEC 1769 CPU module Schemilies

PCXpresso1769_CD_revD(1).pdf




a. CPU
module and
Schematics
in b.
C. LPC1768
mbed

The inner tables are for 176a.
"Ilo Rich

Expansion Connector (superset of mbed pinning)		\sim					CMSIS-D	AP side					•		
Superset of mbed pinning		Ç.												"	-
Superset of mbed pinning		N. Contraction													4
Superset of mbed pinning		\mathcal{A}					Expansion	Connecto	or					_	
DRC	- /						(superset of	of mbed p	inning)						
DRC	7	mhad	I PCYnresen	l					-		5.4	LPCY	nrecen	mhad	П
VRI 10	ı			OND		217), 100 end sparcing					p -	VOLIT (48.2	V out if set	<u>/</u>	4
VIII Marie VIII VIII Marie VIII VIII Marie VIII Marie VIII Marie VIII VIII VIII VIII VIII VIII VIII Marie VIII V	ı	VN (6.914V)	VN(48-6.9V)								_		be 41.3V it out	Washing	┨ .
SPTI MCDE	1	VII (Miles suppl)	VIII (II allie (ii x 444 (c)	VBVE	1 -					- 1		r of u sed		8+	┪
SPTI MODIO PER MODIT PER CD4	ı	rR(reset)	RESET_N	TARGET RE	10 T 10 E					1201		r of u sed		Pi	٦١
SPETION PEZ SEXT	ı	SPIT MICSI	PER MOSIT	84.6	2.0-6					1232	ETAL POST			RD-(Ethernel)	ו⊏
Description Post Select Description	ı				£ .0×e					12013				-	J\
MARTY RCI DCT 9 MARTY RCI	l				1 -										□
MATT-RCC 101 PET PCCS 01523 MET 20 TE 13837 MET	١.				1 .						_				-I I
SPC MIGHS	١.				1 -										⊣ I
SPG MIGH PG17 MEIDE MG18	1				1 -					-			DAN ROO		⊣ 1
SPC SICK (IMAT2 K PC18 TOZT SICK LWT3 TX CICK SIDA LWT	1				1 '						_				\dashv \blacksquare
MARTO-ROX PRI 16 ROST 0008625 PRI 16 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14 20-14	-1	SPERIOR I LIARTER		8616	1 -					-	8616	P0.10			
ANT P024 ARCT P024 (D.% 1543 P21 P01M 2 P01M 1 P01M	1	LIARTS-RX	P016 P001SSEL0	P916						-	PSTI	P6 11	POEDS SIGN	LIARTS-RIX (DICS-SC	ī
AND PIZE AND PIZE D.D.T J344 P22 P2.3 PILM.1 PRINCIPLE	1	ANO	P023 ADD 0	8611	.0.10					1343	Prop.	P2.0	PHIM: 1	PHINDUTE	7 <i>1</i>
		ARI	P024 A00:1	P024	LD-16					1241	P3:1	P2.1	PHIME2	PERSON	7 <i>1</i>
AND IACUT POSE ADDIT STORY PLAN PLAN PLAN PART PART PART PART PART PART PART PART	٦	ANC	P025 AD0.2	P025	D-17					1244	P2.2	P2.2	PHIM: 3	PERSONS	⊐ /
	٦				1.0-18					1349		P2.1		All NO FLE	기
ASS P13 AEA P13 AEA P13 AEA P13 AEA P13 P3	١									-				\	_/
	- '	ANS			-								PHIM: 6	MINDUS	⊿
PG2		ヽノ								-					
PG3					-					_				1	
P022 P02290 BD 0.00 P021				PEZZRED		- PARTI					P3.104.2P_IN			1	
P027 003307 00 0.00 0000 0000 0000 0000 000			P027	PR 134 10 . 9		-	PADI	PACIS	**************************************		89.71	P2.11		1	

Example: Power Input to LEC1769



Note: Enumeration of the Connector Pins - the first pin is

Marked as "1".
Note: Physical mapping of the pin
to Adral module;

Note: Reset pin - provide

Access to this pin in your

Protolype design.

CTU Datashed from github / ~ Compezer

2021F-107-pc-cpu-UM10360.pdf