Handout SSP.c

```
$Id:: ssp.c 5804 2010-12-04 00:32:12Z usb00423
*
    Project: NXP LPC17xx SSP example
*
    Description:
     This file contains SSP code example which include SSP initialization,
     SSP interrupt handler, and APIs for SSP access.
************************************
* Software that is described herein is for illustrative purposes only
* which provides customers with programming information regarding the
* products. This software is supplied "AS IS" without any warranties.
* NXP Semiconductors assumes no responsibility or liability for the
* use of the software, conveys no license or title under any patent,
* copyright, or mask work right to the product. NXP Semiconductors
* reserves the right to make changes in the software without
* notification. NXP Semiconductors also make no representation or
* warranty that such application will be suitable for the specified
* use without further testing or modification.
#include "LPC17xx.h"
                             /* LPC17xx Peripheral Registers */
#include "ssp.h"
/* statistics of all the interrupts */
volatile uint32 t interrupt0RxStat = 0;
volatile uint32_t interrupt00verRunStat = 0;
volatile uint32_t interrupt0RxTimeoutStat = 0;
volatile uint32 t interrupt1RxStat = 0;
volatile uint32 t interrupt10verRunStat = 0;
volatile uint32 t interrupt1RxTimeoutStat = 0;
** Function name:
                   SSP IRQHandler
**
** Descriptions:
                   SSP port is used for SPI communication.
                   SSP interrupt handler
**
                   The algorithm is, if RXFIFO is at least half full,
                   start receive until it's empty; if TXFIFO is at least
**
                   half empty, start transmit until it's full.
                   This will maximize the use of both FIFOs and performance.
** parameters:
                        None
** Returned value:
                        None
void SSP0 IRQHandler(void)
 uint32 t regValue;
 regValue = LPC SSP0->MIS;
 if ( regValue & SSPMIS RORMIS ) /* Receive overrun interrupt */
     interrupt00verRunStat++;
    }
```

```
if ( regValue & SSPMIS RTMIS ) /* Receive timeout interrupt */
     interrupt0RxTimeoutStat++;
     LPC_SSP0->ICR = SSPICR_RTIC; /* clear interrupt */
 }
 /* please be aware that, in main and ISR, CurrentRxIndex and CurrentTxIndex
 are shared as global variables. It may create some race condition that main
 and ISR manipulate these variables at the same time. SSPSR BSY checking
 (polling)
 in both main and ISR could prevent this kind of race condition */
 if ( regValue & SSPMIS RXMIS ) /* Rx at least half full */
     interrupt0RxStat++; /* receive until it's empty */
 return;
}
** Function name:
                   SSP IRQHandler
** Descriptions:
                 SSP port is used for SPI communication.
                    SSP interrupt handler
                    The algorithm is, if RXFIFO is at least half full,
**
                    start receive until it's empty; if TXFIFO is at least
                    half empty, start transmit until it's full.
**
                    This will maximize the use of both FIFOs and performance.
** parameters:
                          None
** Returned value:
                         None
void SSP1 IRQHandler(void)
 uint32 t regValue;
 regValue = LPC SSP1->MIS;
 if ( regValue \overline{\&} SSPMIS RORMIS ) /* Receive overrun interrupt */
 {
     interrupt10verRunStat++;
     LPC SSP1->ICR = SSPICR RORIC; /* clear interrupt */
 if ( regValue & SSPMIS RTMIS ) /* Receive timeout interrupt */
     interrupt1RxTimeoutStat++;
     LPC SSP1->ICR = SSPICR RTIC;  /* clear interrupt */
 }
 /* please be aware that, in main and ISR, CurrentRxIndex and CurrentTxIndex
 are shared as global variables. It may create some race condition that main
 and ISR manipulate these variables at the same time. SSPSR BSY checking
 (polling)
 in both main and ISR could prevent this kind of race condition */
 if ( regValue & SSPMIS RXMIS ) /* Rx at least half full */
 {
     }
 return;
```

```
}
** Function name:
                   SSP0 SSELToggle
** Descriptions:
               SSP0 CS manual set
**
** parameters:
                   port num, toggle(1 is high, 0 is low)
** Returned value:
                   None
void SSP_SSELToggle( uint32 t portnum, uint32 t toggle )
 if ( portnum == 0 )
   if (!toggle)
      LPC GPI00->FIOCLR |= (0x1 << 16);
   else
      LPC GPI00->FI0SET |= (0x1 << 16);
 else if ( portnum == 1 )
 {
   if ( !toggle )
      LPC GPI00->FIOCLR \mid = (0x1 << 6);
   else
      LPC GPI00->FIOSET \mid = (0x1 << 6);
 }
 return;
}
** Function name:
                   SSPInit
** Descriptions: SSP port initialization routine
**
** parameters:
                        None
** Returned value:
                        None
void SSP0Init( void )
 uint8 t i, Dummy=Dummy;
 /* Enable AHB clock to the SSP0. */
 LPC SC->PCONP |= (0x1 << 21);
 /* Further divider is needed on SSPO clock. Using default divided by 4 */
 LPC_SC \rightarrow PCLKSEL1 \&= \sim (0x3 << 10);
 /* P0.15~0.18 as SSP0 */
 LPC PINCON->PINSELO &= ~(0x3UL<<30);
 LPC PINCON->PINSELO |= (0x2UL<<30);
 LPC PINCON->PINSEL1 &= \sim ((0x3 << 0) | (0x3 << 2) | (0x3 << 4));
 LPC_PINCON->PINSEL1 \mid = ((0x2<<0) \mid (0x2<<2) \mid (0x2<<4));
#if !USE CS
 LPC PINCON->PINSEL1 &= \sim(0x3<<0);
                                  /* P0.16 defined as GPIO and Outputs */
 LPC GPI00->FIODIR |= (0x1 << 16);
```

#endif

```
/* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 15 */
 LPC SSP0->CR0 = 0 \times 0707;
  /* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
 LPC SSP0->CPSR = 0x2;
 for (i = 0; i < FIFOSIZE; i++)
                         /* clear the RxFIFO */
     Dummy = LPC SSP0->DR;
  }
 /* Enable the SSP Interrupt */
 NVIC EnableIRQ(SSP0 IRQn);
  /* Device select as master, SSP Enabled */
#if LOOPBACK MODE
 LPC SSP0->CR1 = SSPCR1 LBM | SSPCR1 SSE;
#else
#if SSP_SLAVE
 /* Slave mode */
 if ( LPC SSP0->CR1 & SSPCR1 SSE )
     /* The slave bit can't be set until SSE bit is zero. */
     LPC SSP0->CR1 &= ~SSPCR1 SSE;
  LPC SSP0->CR1 = SSPCR1 MS;
                            /* Enable slave bit first */
 LPC SSP0->CR1 |= SSPCR1 SSE; /* Enable SSP */
#else
  /* Master mode */
 LPC_SSP0->CR1 = SSPCR1_SSE;
#endif
 /* Set SSPINMS registers to enable interrupts */
 /* enable all error related interrupts */
 LPC SSP0->IMSC = SSPIMSC RORIM | SSPIMSC RTIM;
 return;
}
** Function name:
                    SSPInit
** Descriptions: SSP port initialization routine
**
** parameters:
                          None
** Returned value:
                          None
void SSP1Init( void )
 uint8 t i, Dummy=Dummy;
  /* Enable AHB clock to the SSP1. */
 LPC SC->PCONP |= (0x1 << 10);
 /* Further divider is needed on SSP1 clock. Using default divided by 8 */
 LPC SC->PCLKSEL0 \mid = (0x3 << 20);
```

```
/* P0.6~0.9 as SSP1 */
 LPC PINCON->PINSEL0 &= \sim ((0x3 << 12) | (0x3 << 14) | (0x3 << 16) | (0x3 << 18));
 LPC PINCON->PINSEL0 |= ((0x2 << 12) | (0x2 << 14) | (0x2 << 16) | (0x2 << 18));
//#if !USE CS
 LPC PINCON->PINSELO &= \sim(0x3<<12);
                                      /* P0.6 defined as GPIO and Outputs */
 LPC GPI00->FIODIR \mid = (0x1 << 6);
//#endif
 /* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 15 */
 LPC SSP1->CR0 = 0 \times 0707;
 /* SSPCPSR clock <u>prescale</u> register, master mode, minimum divisor is 0x02 */
 LPC SSP1->CPSR = 0x2;
 for ( i = 0; i < FIFOSIZE; i++ )</pre>
 {
     Dummy = LPC SSP1->DR;
                          /* clear the RxFIFO */
 }
 /* Enable the SSP Interrupt */
 NVIC_EnableIRQ(SSP1_IRQn);
 /* Device select as master, SSP Enabled */
#if LOOPBACK MODE
 LPC SSP1->CR1 = SSPCR1 LBM | SSPCR1 SSE;
#else
#if SSP SLAVE
 /* Slave mode */
 if ( LPC SSP1->CR1 & SSPCR1 SSE )
     /* The slave bit can't be set until SSE bit is zero. */
     LPC SSP1->CR1 &= ~SSPCR1 SSE;
 #else
 /* Master mode */
 LPC SSP1->CR1 = SSPCR1 SSE;
#endif
#endif
 /* Set SSPINMS registers to enable interrupts */
 /* enable all error related interrupts */
 LPC SSP1->IMSC = SSPIMSC RORIM | SSPIMSC RTIM;
 return;
** Function name:
                      SSPSend
** Descriptions:
                      Send a block of data to the SSP port, the
**
                      first parameter is the buffer pointer, the 2nd
**
                      parameter is the block length.
** parameters:
                      buffer pointer, and the block length
** Returned value:
                      None
**************************************
```

```
void SSPSend( uint32 t portnum, uint8 t *buf, uint32 t Length )
 uint32 t i;
 uint8 t Dummy = Dummy;
  for (i = 0; i < Length; i++)
   if ( portnum == 0 )
     /* Move on only if NOT busy and TX FIFO not full. */
       while ( (LPC SSP0->SR & (SSPSR TNF|SSPSR BSY)) != SSPSR TNF );
       LPC SSP0->DR = *buf;
       buf++;
#if !LOOPBACK MODE
       while ( (LPC_SSP0->SR & (SSPSR_BSY|SSPSR_RNE)) != SSPSR_RNE );
       /* Whenever a byte is written, MISO FIFO counter increments, Clear FIFO
       on MISO. Otherwise, when SSPOReceive() is called, previous data byte
       is left in the FIFO. */
       Dummy = LPC SSP0->DR;
#else
       /* Wait until the Busy bit is cleared. */
       while ( LPC_SSP0->SR & SSPSR_BSY );
#endif
   }
   else if ( portnum == 1 )
     {
       /* Move on only if NOT busy and TX FIFO not full. */
       while ( (LPC SSP1->SR & (SSPSR TNF|SSPSR BSY)) != SSPSR TNF );
       LPC SSP1->DR = *buf;
       buf++;
#if !LOOPBACK MODE
       while ( (LPC SSP1->SR & (SSPSR BSY|SSPSR RNE)) != SSPSR RNE );
       /* Whenever a byte is written, MISO FIFO counter increments, Clear FIFO
       on MISO. Otherwise, when SSPOReceive() is called, previous data byte
       is left in the FIFO. */
       Dummy = LPC SSP1->DR;
#else
       /* Wait until the Busy bit is cleared. */
       while ( LPC SSP1->SR & SSPSR BSY );
#endif
   }
 }
 return;
** Function name:
                     SSPSendReceive
** Descriptions:
                     the module will receive a block of data from
                     the SSP1 only
** parameters:
                     send char
** Returned value:
                     received value
uint8 t SSP1SendReceive(uint8 t out){
     LPC SSP1->DR =out;
     while(LPC SSP1->SR & (1<<4));
     return LPC SSP1->DR;
}
```

```
** Function name:
                   SSPReceive
** Descriptions:
                  the module will receive a block of data from
**
                             the SSP, the 2nd parameter is the block
**
                             length.
** parameters:
                        buffer pointer, and block length
** Returned value:
                        None
void SSPReceive( uint32 t portnum, uint8 t *buf, uint32 t Length )
 uint32 t i;
 for (i = 0; i < Length; i++)
    /* As long as Receive FIFO is not empty, I can always receive. */
    /* If it's a loopback test, clock is shared for both TX and RX,
    no need to write dummy byte to get clock to get the data */
    /* if it's a peer-to-peer communication, SSPDR needs to be written
    before a read can take place. */
   if ( portnum == 0 )
#if !LOOPBACK MODE
#if SSP SLAVE
      while ( !(LPC SSP0->SR & SSPSR RNE) );
#else
      LPC SSP0->DR = 0xFF;
      /* Wait until the Busy bit is cleared */
      while ( (LPC SSP0->SR & (SSPSR BSY|SSPSR RNE)) != SSPSR RNE );
#endif
#else
      while ( !(LPC_SSP0->SR & SSPSR_RNE) );
#endif
      *buf++ = LPC SSP0->DR;
    else if ( portnum == 1 )
#if !LOOPBACK MODE
#if SSP SLAVE
      while ( !(LPC SSP1->SR & SSPSR RNE) );
#else
      LPC SSP1->DR = 0xFF;
      /* Wait until the Busy bit is cleared */
      while ( (LPC SSP1->SR & (SSPSR BSY|SSPSR RNE)) != SSPSR RNE );
#endif
#else
      while ( !(LPC SSP1->SR & SSPSR RNE) );
#endif
      *buf++ = LPC_SSP1->DR;
    }
 }
 return;
**
                        End Of File
```