Ang 21 (Monday) Organizational meeting. I. github.

https://github.com/hualili/CMPE240-Adv-Microprocessors/tree/master/2018F

Course and Contact Information

Instructor(s): Harry Li

Office Location: Engineering Building, Room 267A

Telephone: (650) 400-1116

-IN Person Email: hua.li@sjsu.edu

Office Hours: M.W. 3:00-4:00 pm

Class Days/Time: Mondays, Wednesdays, 1:30-2:45 pm

Classroom: Engineering Building, Room 331

Prerequisites: CmpE 180D for non CMPE or non EE undergradua documentation of having satisfied the class prerequisite requireme

dropped from the class.

3. Emphasis on the Advanced Nature of the

Micropholessor Systems. -> Embodded

NATURE, AIZM CPU. -> GTPU: graphics The cessing

Architecture of a computing system including system bus, memory subsystems and peripherals. Uni-directional and bidirectional bus architectures SKAM and FLASH memories and their interfaces with the system bus. Design of Graphics Processing Engines, interrupt controller, transmitter receiver, timers, display adapter, and other system peripherals and bus interfaces.

> Engine for Deeplearning, AI etc.

1 Hards-DN.

Datasheds - Spec. - Hardward

Sylphynt

Displan



https://www.nxp.com

NXP Semiconductors: Automotive, IoT & Industrial Solutions

NXP is a global semiconductor company creating solutions that enable secure connections for a smarter world.

Note: Homework Projects are Footed

ON CANVAS, With Written

Requirements. Those are the

material to be submitted.

5. PPTS, Lecture Notes (White Board Notes), Datasheet(5), are posted on the github.


Textbook

- NXP LPC17xx datasheets:
- LPC1768/1769 CPU Module schematics;
- Dave Jaggar, ARM Architectural Reference Manual, Prentice Hall, ISBN 0-13-736299-4;

Adv Microcomputer Design, CMPE240, Fall, 2023

Page 1 of 8

- Reference: ARM11 data sheets and on-line web materials on line https://github.com/hualili/, or at the SJSU CANVAS provided copyright permitted;
- (Optional) Nvidia Jetson NANO datasheet and user menu (online from Nvidia developer website);
- (Optional) RISC-V tutorial (the link to be given in the lecture) and FPGA verilog implementation guide (the link to be given in the lecture).



PPT material in Pof.

will be used in the Class

Note: CPU Datacheet is in CompE244 folder
po-op-UM. SCH!

2021F-107b-sch-#LPC...

Grading Information

Quiz, Homework, Projects 30% Midterm Examination 30% Final Examination 40%

August Zzrd (Wed)

Anhoungement:

1° Cab Space Brazk

ZO CANVASTOBE UPBY this week

Introduction.





2023S-101-note-part2cmpe240-2023-5-15.pdf

Example: Avahitecture of LFC1769 (LPC11624)

Can be purchased from digi-Yex. cam or Manser electronits



NXP Semiconductors

https://www.nxp.com > general-purpose-mcus > lpc11...

Scalable Entry Level 32-bit Microcontroller (MCU) based ...

The LPC11Cxx MCU family is designed for 8/16-bit micro-controller operations,








Image shown is a representation only. Exact specifications should be obtained from the product data sheet

OM13093UL

Digi-Key Part Number 568-14402-ND

Manufacturer NXP USA Inc.

Manufacturer Product Number OM13093UL

Description LPCXPRESSO LPC11C24 EVAL BRD

Manufacturer Standard Lead Time 16 Weeks

Detailed Description LPC11C24 LPCXpresso™ LPC11C00 ARM® Cortex®-N

Evaluation Board

Customer Reference

Customer Reference


Note: Please Start the Purchasing Probess. Note: CPU Datasheet.



201

0x 4000 00000

CMPEZ40 FZ0Z3



APB1 peripherals LPC1768 memory space 0x4010 0000 0x FFFF FFFF system control 0x400F C000 reserved 0x400C00000 AHB peripherals 0xE010 0000 0x5020 0000 0x400B C000 127-4 reserved private peripheral bus 14 motor control PWM 0x E000 0000 0x400B 8000 USB controller 0x5000 C000 0x400B 4000 reserved reserved 12 repetitive interrupt time 0x400B 0000 0x5000 8000 0x400A C000 AHB periherals GPDMA controller 0x50000000 0x5000 4000 28 0x400A 8000 reserved Ethernet controller 0x5000 0000 0x400A 4000 0x 4400 0000 2C2 peripheral bit band alias addressing 0x400A0000 0x 4200 0000 UART3 0x4009 C000 reserved 0x 40 10 0000 UART2 0x40098000 APB0 peripherals APB1 peripherals 0x400800000 0x 4008 0000 0x40094000 APB0 peripherals 0x400600000 1 GB 0x400000000 0x40090000 0x4005 C000 reserved DAC 0x4008 C000 0x2400 0000 22 - 19 reserved 0x4004 C000 SSP0 HB SRAM bit band alias addressing 0x40088000 0x40048000 0x22000000 0x40080000 CAN1 0x40044000 GPIO 0x40040000 0x2009 C000 0x4003 C000 T0x2008 4000 CAN AF BAM 0x40038000 AHB SRAM (2 blocks of 16 kB) 0.5 GB ADC 0x40034000 0x4003.0000 0x 1FFF 2000 8 kB boot BOM pin connect 0x4002 C000 GPIO interrupts 0x40028000 0x 1000 8000 0x40024000 32 kB local static RAM I-code/D-code 0x 1000 0000 SPI 0x40020000 memory space 12C0 0x4001 C000 0x40018000 0x000000400 256 words reserved 0x40014000 0x000000000 active interrupt vectors 0x0008.0000 UART1 512 kB on-chip flash 0x40010000 0x000000000 0x4000 C000 TIMER1 0x 4000 8000 TIME RO 0x40004000

F2723 Note: For the memory map Discussion: 3° Byte Addressuble RISC: Reduced Instruction Wachine. Set Computer. A smallest memory cell ARM. (Golden Rules: MIPS (Uniformity, ARM. With An Unique Address is a Single Byte Regularity, Orthogonality) ψo Z° 328:+ 1215C Processor-1326it Architecture OXFETF FFFF 326: + Addr. Bus. 326:4 Data Bus. 326it R.F. (Register File) [GPRS General Parpose SPI Registers) 32 bits. Controller SPR3 (Special Purpose Registers) A3 Cats. 326it Memory Map. Power-up Addr. 23= 210, 210, 210, 22 FLASH August 28 (monday) memory 215KB; Note: 1. CANVAS is up. Z° CPU module & CCD module (IKXIK) ST 7725 Controller SPI - Interface

https://www.amazon.com/Display-Module-ST7735-128x160-STM32/dp/B07BFV69DZ

44? Ble

16

CMPEZ40

F2013

cs > Computers & Accessories > Tablet Replacement Parts > LCD Displays

Note: 8-7 ins Oz 10 pins module are DK for the Implementation
1.8 inch SPI TFT LCD Display

Module for ST7735 128x160

51/AVR/STM32/ARM 8/16 bit

Visit the Walfront Store

4.0 ★★★★☆ × 42 ratings · Nate: ST 7725 az 557735

\$1099

With Amazon Business, you would have saved \$85.08 in the last year. Create a free account and save up to 5% today.

Brand Walfront

All in One Personal

computer design type

Operating Linux

Roll over image to zoom in

30 Billof Material (BoM)

this Class:

OR your Choice

1. CPU module

Zo LCD Module

30. Wive Wrapping Doard.

4"X3" Through-Holes with Metal plaking (Just

to Cover the Roles,

Not the Entire Board)

ſĴ

Miuzei PCB Board Prototype Kit for Electronic Projects, Circuit Solder Double-Side Board with 40 Pin 2.54 mm Male to Female Headers Connector, 2P&3P Screw

Example: Memory Map.

Divid the Men. Map into a ana					
8 Equal Banks.		Starting Addr.			
BANKO	First	DD0	0000,0000,	₩ 0×0	
BANKI	Znd	001	0010	→ 0x2000_10000	
BANYZ	3rd	DIO	0100;	-> 0x4000-0000	
		•			
+	% }h				
BANK 7	877	(1)			
	_	as Ls	B		
مي م	aa	N.			

32 bits Addr. Bus MSB

in the Design Process. Memory Bank With a Note: Little Endian" Convention

Stanting Addr.

0x4000000 ->

Note: Important, to Be used

3rd BANK (BANKY, BANK)

BANKZ)

Choose aziazoaza to Identify the Memory Bank.

azjazzazzo 0000 ... 0000

f.owest Addr.

Find A SPIBlack

	9	RTC + backup registers	0x4
-	8	SPI	0x4
	7	I2C0	0×40

azjazoazq1;1111; ...;1111

Frighest Addr.

 $2^{32/3} = 2^{29} = 2 \cdot 2$


5/2 | Meg.

Example: Identify Ove of the SPI

Peripheral Controllers By Mem. map.

SPI Peripheral Controller is located at 0x4002_0000


avestion: How Big is the memory Block for SPI Controller?



Master

Example: Aughi tedaple Cools Design of GPP GPX CON x: Allow the user to Define which port. Note: Multiple ID Pins -POSS: We for Each GPX GPACON OX HUNN-MUNN 32 bit SP.R. 0x 2009 L000 GPA Port Pin 5

as an Output pin



Fall 2023 (pt, |3/ -LSB Homework, The I week from Today, Sept. 20 (11:59 SPOCKO D a) Buld Mount 014008-8000 CPU module and SPI DSS LCD Display module SSPOCRO[3:0]=0111 for 8 bits Transfe ON the profotype Board, 5=POCRO[5:4]=00 for S.F.I. Solder them on the SSPOCRO[b]=0, SSPOCRO[7]=0 By defoult Board. b) Take a photo of your SSPOCROTIS: 8], SCR Senial Clock Pate Prototype System, and Submit the photo with 8 bit -> 28 = 256 -> [0,255] System Clock) Range to Work with CPU Clock. 4 to define Sevil Clock. Caption on it, with your SID, Name. Submission on PCLK (peripherol clock) SCK. CANUNS. /2, /4, /8, ··· Bring your Protolype Board to the class. SCR Gutiols S.P.I. Clock. for= TCLK

CPSDVSR*(SCR+1) Example: Suppose we define (1) PCLK=ZOMHZ; from a SPR 2 fsp1 = 5KHZ [0,755] (e.g. -> 5 KbPs) [2,255] 13 Design By Assigning SCR to Renlize the Bit Rote Requirement. Sept. 13 [Wed] Watel, Inspection of the prototype

Board (Work-IN-Progress)

.1 _1

Sol: From Egn (1), PP 431.

from the given Condition, we have

Design By Iteration.

$$SCR = 1 \times 10^3 - 1 = 999 > 255$$

So, the Next Iteration of the

Design

Let CPSDVSR=32

from Egn (1), we have

CYSOUSR \neq (SCR+1) = 4×10^3

CPSDVSR=32

$$SCR+1=\frac{4 \times 10^{3}}{32} / SCR=\frac{4 \times 10^{3}}{32} - 1 = 124 < 255$$

Hence, Our Design Provides the


following value for the Required & SPI.

CPSDUSIZ=32 and


SC12=12Y

V

124 in Binary Format.



CMPEZED FZOZS Notet. Sample Project For 1769. A Starting Point



CMPEZ40

F2023

This is from SSP.C

```
148 ** Returned value:
                                      None
         149 **
         150 ******
         151⊖ void SSP@Init( void )
         152 {
                uint8 t i, Dummy=Dummy;
         153
         154
         155
                /* Enable AHB clock to the SSPO. */
         156
                LPC SC->PCONP \mid= (0x1<<21);
         157
                /* Further divider is needed on SSPO clock. Using default divided by 4 */
         158
         159
               LPC SC->PCLKSEL1 &= ~(0x3<<10);
         160
         161
                /* P0.15~0.18 as SSP0 */
         162
               LPC PINCON->PINSELO &= ~(0x3UL<<30);
                LPC_PINCON->PINSEL0 |= (0x2UL<<30);
         163
                LPC_PINCON->PINSEL1 &= ~((0x3<<0)|(0x3<<2)|(0x3<<4));
         164
                LPC PINCON->PINSEL1 = ((0x2 << 0))(0x2 << 2)(0x2 << 4));
         165
        166
Zuj 2167 #if !USE_CS
         1168
                LPC PINCON->PINSEL1 &= ~(0x3<<0);
         169
                LPC GPI00->FIODIR \mid= (0x1<<16);
                                                   /* P0.16 defined as GPIO and Outputs */
         170 #endif
         171
         17
                /* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 15 */
         173
                LPC SSP0->CR0 = 0 \times 0707;
         1/4
                /* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
         175
         176
                LPC SSP0->CPSR = 0x2;
```