

August 23rd (mon).

CMPE240

HARRY LI.

E-mail: hual@sisw.edu

Text message (650) 400-1116

Office Hours: M.W. 3:40-4:40 pm.

Advanced Microprocessor Systems

=

Prototype System  
with a CPU module




Fig. 1.

GPU (Graphics Processing Unit), Array of Processors, Machine Learning, AI. Autonomous Systems. Nvidia Jetson TX2.

Text Books, References

1. NXP LPC1769 GPU Datasheet  
800+ pages Homework: Download pdf. Before  
Next Monday, Aug. 30th.

2. LPC1769 Schematics of the CPU module

3. Nvidia Jetson Nano Datasheet on TX2 (6 CPU + 256 GPU)  
400+ pages. 5% Bonus.  
(Optional)

4. TISC-V. Open Source Architecture, A Super Set of ARM, FPGA, Verilog, SoC. +RTOS. (Optional)

A Proposal (One +5% Paragraph) By Sept. 1st (Wed). Submit to my Email;

Note: Buy LPC1769 CPU module.

digi-key.com, mouser.com, etc.


Grading Policy & Projects  
2 projects (Phase I & II)

2D Graphics Processing Engine

3D Graphics Processing Engine

# CMPE240

2.



midterm: 30%, Final 40% (Comprehensive)

August 25 (Wed)

Today's Topics:

1° Bill of material

Option 1. (5%+) NvDA NANO

a. Likely Devices Drivers, O.S. C/C++, Python.

b. I/O Interface: "EdgeAI"  
GPIO, SPI.

Reference: github/hnukili/  
CMPE240/2018F

Option 2. (5%+) RISC-V Target  
SoC, FPGA Board,

Proposal (one paragraph), Submission  
By Sept 1st (Wed) via e-mail.

The B.O.M.

1. CPU module NXP LPC1114

↓  
3rd Party (Digital Art), module  
to Distributors

DigKey.com, Mouser.com  
etc.

Expecting Delays.  
Lead Time over 8 weeks

Policy ON Project Submission.

1° Form 3-4 person Team.

Alternative { Re-use the previously  
used module  
Team (4 person)

2° No Source Code/Design material  
Can be Copied; All Course  
material has to be completed  
individually;

Each person will need to have  
his/her Board;

3° Late Project, 10% per week;

Option 1: NANO. a. 4400+  
pages  
"firmware" Datasheet

Tool for  
Flashing the  
CPU module

b. Jetpack 4.3 or Higher  
(O.S. + Libs. + Packages)

# CMPE240

= Coding in Both user & kernel Spaces. → O.S. Distr.

Tool chain, Device Driver Debugging & Development;

Option 2. I2SC-V. verilog, FPGA.

2. Power Regulator IC such as 7812, 7805 ... 1117




Fig. 1.

"05": 5.0 VDC, "12": 12 VDC

$V_{in} \geq V_{out} + 1.5 \text{ VDC}$  ... (i)  
DC Voltage Source

= About 7805  
1000 mW.

= 7.5 VDC

OR  
9. VDC

(a) 1000 mW + 500 mW  
= 1500 mW

= Why Do we use it?  
Current Rating.  
Rating

Deploy the System.

3. "Glue" Components  
Resistors a  
Caps 4.7 mF b

3. LEDs (Red, Green) for Debugging purpose, for PWZ. (GPIO),  $I_{LED} = 4 \text{ mA}$

= Connectors.

d/ J1 for PWZ Input A pin

d2 IN-Line pins.  
Breakable

to mount CPU module.

= Switch, S/W1: to toggle PWR.  
S/W2

f Wire for Wire Wrapping/Soldering

28-30 AWG

4. Color LCD Display module

a SPI (Serial Peripheral Interface)

b Software Graphics (Driver)  
C/C++ Lib.

to Activate/Interface LCD.

MCU Xpresso (I.D.E.)

S.T. Lib.

5. "Other" thing.

RJ-45 Connector

Right Angle