

August 23rd (mon).

CMPE240

HARRY LI.

E-mail: hual@sisw.edu


Text message (650) 400-1116

Office Hours: M.W. 3:40-4:40 pm.

Advanced Microprocessor Systems

=

Prototype System  
with a CPU module



GPU (Graphics Processing Unit), Array of Processors, Machine Learning, AI. Autonomous Systems. Nvidia Jetson TX2.

Text Books, References

1. NXP LPC1764 GPU Datasheet  
800+ pages Homework: Download pdf. Before  
Next Monday, Aug. 30th.

2. LPC1764 Schematics of the CPU module

3. Nvidia Jetson Nano Datasheet on TX2 (6 CPU + 256 GPU)  
400+ pages. 5% Bonus.  
(Optional)

4. TISC-V. Open Source Architecture, A Super Set of ARM, FPGA, Verilog, SoC. +RTOS. (Optional)

A Proposal (One +5% Paragraph) By Sept. 1st (Wed). Submit to my Email;

Note: Buy LPC1764 CPU module.

digi-key.com, mouser.com, etc.


Grading Policy & Projects  
2 projects (Phase I & II)

2D Graphics Processing Engine

3D Graphics Processing Engine

# CMPE240

2.



midterm: 30%, Final 40% (Comprehensive)

August 25 (Wed)

Today's Topics:

Option 1. (5%+) NvDA NANO

1° Bill of material

a. Likely Devices Drivers, OS. C/C++, Python.  
b. I/O Interface: "EdgeAI"  
GPIO, SPI.

Reference: github/hnukili/  
CMPE240/2018F

Option 2. (5%+) RISC-V Target  
SoC, FPGA Board,

The B.O.M.

1. CPU module NXP LPC1114

↓  
3rd Party (Digital Art), module  
to Distributors

DigKey.com, Mouser.com  
etc.

Expecting Delays.  
Lead Time over 8 weeks

Proposal (one paragraph), Submission  
By Sept 1st (Wed) via e-mail.

Alternative { Re-use the previously  
used module  
Team (4 person)

Policy ON Project Submission.

1° Form 3-4 person Team.

2° No Source Code/Design material  
Can be Copied; All Course  
material has to be completed  
individually;

Each person will need to have  
his/her Board;

3° Late Project, 10% per week;

Option 1: NANO. a 4400+  
pages  
"firmware" Datasheet

Tool for  
Flashing the  
CPU module

b Jetpack 4.3 or Higher  
(OS, + Libs. + Packages)

# CMPE240

= Coding in Both user & kernel Spaces.  $\rightarrow$  O.S. Distr.

Tool chain, Device Driver Debugging & Development;

Option 2. I2SC-V. verilog, FPGA.

2. Power Regulator IC such as 7812, 7805 ... 1117




Fig. 1.

"05": 5.0 VDC, "12": 12 VDC

$V_{in} \geq V_{out} + 1.5 \text{ VDC}$  ... (i)  
DC Voltage Source

= About 7805  
1000 mW.

= 7.5 VDC

OR  
9. VDC

(a)  $1000 \text{ mW} + 500 \text{ mW}$   
 $= 1500 \text{ mW}$

= Why Do we use it?  
Current Rating.  
Rating

$\rightarrow$  Deploy the System.

3. "Glue" Components  $\left\{ \begin{array}{l} \text{Resistors } a \\ \text{Caps } 4, 7 \text{ nF } b \end{array} \right.$

3. LEDs (Red, green) for Debugging purpose, for PWIZ. (GPIO),  $I_{LED} = 4 \text{ mA}$

= Connectors.

= J1 for PWIZ Input A pin

= IN-Line pins. Breakable

to mount CPU module.

= Switch, S/W1: to toggle PWR.

= Wire for Wire Wrapping / Soldering

28-30 AWG

4. Color LCD Display module

= SPI (Serial Peripheral Interface)

= Software Graphics (Driver) C/C++ Lib.

to Activate/Interface LCD.

MCU Xpresso (I.D.E.)

S.T. Lib.

5. "Other" thing.

RJ-45 Connector

Right Angle




Fig. 2

# CMPE240

August 30 (Mon)  
Today's Topics.

## 1° Introduction



Example: To Build Prototype Board

### 1° Get A Wire Wrapping Board

a. Dimension 4" x 3"

b. Re-fab Through-Holes, with metal coating

LPC1114



c. 4 Mounting Holes Fig 1.

d. 4 Stand-offs (Legs)

For Both LPC1114 and NAND.

## 2° Build "Hello, the world"

a. IDE MCU Xpresso

www.mxp.com

Homework: Download/Install  
MCU Xpresso Aug 30.

C/C++ Code print "Hello..." for  
Target platform.

b. Flash the program to  
make a Simple firmware  
Load to the target Board, to  
execute the program;

c. CPU output { "1" Turn on  
LED  
"0" Turn off  
LED

CPU Input { Read "1", when  
SW → V<sub>cc</sub>  
Read "0", when  
SW → GND

## 3° Design in Hardware

a. Power distribution to the System

{ CPU PWR  
(Subsystem(s)) PWR




Fig 2

USB Cable: Laptop to CPU module

## Option 1. PWR from the target platform

SCI provides information for the Target Board.

Common Practice for the target Board is to provide  $V_{out}$  (3.3VDC or 5.0VDC)  
CMOS TTL




Fig.4

IC  
PWR Regulator  
Such as 7805





Fig.3

Note: for NAND

First, Becomes a developer;  
Then, Download/Install  
JetPack 4.3


(O.S.+Lib+Deep learning)

Ubuntu 18.04



Note: "GND J2-1"

Naming Convention



Port → General Purpose Port

## Option 2. External PWR Supply

Sept. 8 (W)

Topics: 1. "Hello, the world" program

Hardware Implementation

↳ XPMCU Xpresso.

a Installation of MCU Xpresso.


b [github/hualili/CMPE240/20189](https://github.com/hualili/CMPE240/20189)

LTC1764 Patch, Import this patch to your Xpresso.

<https://github.com/hualili/CMPE240-Adv-Microprocessors/blob/master/1769%20patch.zip>

Note: Wirewrapping Board with "Stand-offs" (legs)

Homework: Next Show-and-tell Wirewrapping Board;



"TAP Plastic"

On the Board: a Stand-offs.

b Connector(s) for External TWR

Protolype Board Build up {  
a. Wirewrapping Board (LTC/NAND/Pie)  
b. Stand-offs.  
External Power CKT (Red LED should be included)  
GPP Testing CKT

Implementation/Design of the CKT.

Architecture Aspects, CPU Architecture, M. Map.

→ TWR IC (7805), with Red LED

CPU Architecture:

1. 32-bit Architecture

CPU Architecture

a. ALU 32bit Arithmetic/Logic Unit.

b. Register "File",

A Bank of Registers. 32 bits GPRs

General Purpos Registers  
Those Registers that can participate Any meaningful

Arithmetic/Logic Operations. To Define/Determine the Behavior of peripheral  
Special Purpose Registers.

SPRs 32 bit

Naming Convention: Controllers.  
6 letters

Common Design for SPRs:

1° Control Register(s) per Each peripheral Controller

CON

Root (3 Letters)


2° Data Register, DAT

3° Pull-up/Down (Electric Characteristics)

C. Data Bus "Bi-Directional" 32 bits  
Information Flowing Both Directions.

Address, "Uni-directional" from CPU to the Outside. 32 bits

Notation: 32 bit Register



For Address Bus, Addr[31:0] =

$a_{31} a_{30} \dots a_1 a_0$

Note: "Little Endian"

LSB is a/b,

2. "Byte Addressable" machine  
is a machine whose Smallest memory cell  
with an unique address  
is a single Byte.

Total memory:

$$2^{32} = 2^2 \cdot 2^{10} \cdot 2^{10} \cdot 2^{10} \dots (1)$$

$$2^{10} = 1K, \quad 2^{20} = 2^{10} \cdot 2^{10} = 1M \dots (2) \quad \dots (3) \quad m$$

$$2^{30} = 1M \cdot 1K = 1Gig \dots (4)$$

$$2^{32} = 2^2 \cdot 2^{30} = 4GB$$

3. memory map.



# CMPE240




Fig 3.

Define Starting Addr. of Each Bank:

$a_{31}$	$a_{30}$	$a_{29}$	$a_{28}$	
0	0	0		BANK 0
0	0	1		BANK 1
0	1	0		BANK 2
				...
				BANK 7

32 bits for the Address  
8 bits for this memory

Write the Address for Each Bank.  
"Starting" (32 bit)

a. PWR-up Address:

CPU will fetch the 1st Executable from this memory Location.

→ 0x0000-0000 for ARM

Note: for x86, the PWR-up Address: 0xFFFF-FFFF

For BANK 0: 0x0000-0000  
BANK 1: 0x2000-0000  
... 2: 0x4000-0000

Example: CPU Datasheet pp. 13.

GPIO 0x2009-C000

a. Collection of SPRs are mapped to here, e.g. Addr. for SPRs are mapped to here

b. BANKS.  $2^{32}/8 = 2^{32}/2^3$   
 $= 2^{29} = 2^9 \cdot 2^{20} = 512 \text{ MB}$

How many Bits Do we need to uniquely define Each Bank?

3 bits →  $a_{31} a_{30} a_{29}$

b Which memory Bank holds this GPIO? BANK 1 whose starting Address is 0x2009-C000