Jan 25,23.

roday's Topics:

1° Syllabus,"Greensheet" up the Class.

San José State University College of Engineering/Computer Engineering Department CMPE240 Advanced Microcomputer Design

S2023

Professor Hua Harry Li

Engineering Building, Rm 267A

Phone: (650) 400-1116 for Text Message Only

Email hua.li@sjsu.edu

Class Time: Mondays and Wednesdays 1:30-2:45 PM

Office Hours: Mondays and Wednesdays 4:30 – 5:30 PM Zoom

Zoom link: Join Zoom Meeting https://us04web.zoom.us/j/9841607683?

pwd=UlA3aEk1TnV4bjNLQk5CQkw0dDk4UT09 Meeting ID: 984 160 7683 Passcode:

121092

Lecture Room: Engineering Building Room 303

Lab facility: Engineering Building Room 268

Prerequisites

Good Throughout the entire School Session. But it will expire by the Last Day of the

Class (May15th).

Note: 1° Attendeme; 2° Bring your Laptop

Computer; 3° Prototype Board in Class

Use/Inspection.

M. Prototype System (Board A: CPU

PM Zoom

us/j/9841607683?

Peting ID: 984 160 7683 Passcode:

Board B:

4" BoardA: CPU NXP LPCICZY to

Replace LEC 17 bg (Near the End of 6° Cab Access Code Policy 1ts Life, By 2024) for the Lab Usage.

Dao taoniny, Diiginooring Dananig 1000iii 200

Prerequisites

CmpE 180D for non CMPE or non EE undergraduate major. Students who do not provide documentation of satisfied the class prerequisite requirements by the second class meeting will be dropped from the class.

Faculty Web Page and MYSJSU Messaging (Optional)

Copies of the course materials such as the syllabus, major assignment handouts, etc. can be found from github https://github.com/hualili/CMPE240-Adv-Microprocessors/tree/master/ 2018F and on SJSU CANVAS.

Note: Homeworks Projects Announcement will be Posted on CANVAS. Submission on CANVAS only



Course Description

Architecture of a computing system including system bus, memory subsystems and peripherals.

Uni-directional and bidirectional bus architectures, SRAM and FLASH memories and their interfaces with the system bus. Design of Graphics Processing Engines, interrupt controller, transmitted timers, display adapter, and other system peripherals and bus interfaces.

Required Texts/Readings

Textbook

- NXP LPC17xx datasheets:
- LPC1768/1769 CPU Module schematics;
- Dave Jaggar, ARM Architectural Reference Manual, Prentice Hall, ISBN 0-13-736299-4;

, Note: Find the Datasheet ON the Class github. CMPE244

- Reference: ARM11 data sheets and on-line web materials on line https://github.com/hualili/, or at the SJSU CANVAS provided copyright permitted;
- (Optional) Nvidia Jetson NANO datasheet and user menu (online from Nvidia developer website);
- (Optional) RISC-V tutorial (the link to be given in the lecture) and FPGA verilog
 implementation guide (the link to be given in the lecture).

Other Readings

- The reference material for ARM CPU hardware features, application notes, class handouts and lab assignments and reports, please see Professor Li's lecture notes, PPT, sample C code etc on line https://github.com/hualili/CMPE240-Adv-Microprocessors;
- Professor Li's book materials, ARM Microprocessor Systems (in preparation for publication) https://github.com/hualili/CMPE240-Adv-Microprocessors

Other equipment / material requirements


32Bit RISC Prototype/Development Board.


| 2021F-107-|pc-cpu-UM... Add files vi | 2021F-107b-sch-#LPO... Add file
| 3021F-107b-sch-#LPO... Add file
| 2021F-107b-sch-#LPO... Add file
| 2022F-101-notes-cmpe240-2022-11-30.pdf

deadlines and penalties for adding and dropping classes Howeverk Projects Assignments and Grading Policy Laboratory 30% Midterm Examination 30% Final 40% 0 to 59 F 60 to 69 D 70 to 79 C 80 to 89 B 90 to 100 A Option 1. Target CPU Module Board NXP LPC 11C24 ARM CPU Module (recommended as this course), NXP LPC1769 ARM CPU Mc Janza (Monday) 1. Check the CANVAS for Homework, Hunesty Pleage Z. Tavget Platform. Background: X86. MIPS, ARM NXP LPC Family. LPC 1769 - End of Life By 2024. 17011024 Option: Jetson NAND Zglo. OptionZ: RISC-V FPGA Board BOM (Bill on Material) on github. Anchor Electronics

2021F-107-pc-cpu-UM...

2021F-107b-sch-#LPC...





Note: To make sure match the

Pins in the ScH to its physical

Connector

Note: Naming Convention - Encomeration

Stats with Index | for the

first Pin.

IZ OR JB

Note: Pin Connectivity Information Should be fiel to its physical Device. Fig. 1 And to its CPU Patasheet. ____

Soventually to Software IDE.

Notes: JZI, JZZ, ...; Avo Chippin Namez Number

Fortectials

mbed	LPCXpresso	
GND	GND	
VIN (4.5-14V)	VIN (4.5-5.5V)	
VB (battery supply)	VB (battery supply)	
nR (reset)	RESET_N	
SPI1-MOSI	P0.9	MOSI1
SPI1-MISO	P0.8	MISO1
SPI1-SCK	P0.7	SCK1
GPIO	P0.6	SSEL1
UART1-TX / I2C1-SDA	P0.0	TXD3/SDA1
UART1-RX / I2C1-SCL	P0.1	RXD3/SCL1
SPI2-MOSI	P0.18	MOSI0
SPI2-MISO	P0.17	MISO0

Sindh as	Pd.9,
P4.8.	
	Dual row holes (:
GND	ζ J2-1
_FXT_VIN	C J2-2

GND	ζ J2-1
_FXT_VIN	C J2-2
VBAT	C J2-3
TARGET_F	RESET _{C J2-4}
P0.9	C J2-5
P0.8	C J2-6
P0.7	C J2-7
P0.6	c J2-8
_P0.0	c J2-9
P0.1	C J2-10
P0.18	J2-11
P0.17	J2-12
	/ 32 12

Functional Description & of Each Pin, such as MOSI ... etc.

(Master Out Slave Involt)

Homework: The A week from today.

1. Download NXPMULX Presso,

z. Install MCUX xpresso;

3. Start MCU Xpresso, then Screen

Optured your MCN X-zvesso Start

Page, Make sure it has your

Rensonalidentifier on it.

Feblst (Wed)

Note: 10 Attendance Sheet

Zo ref. from the Class github.

2023S-102-MCUXpresso_IDE_Installation_...

3° LPC module to be finalized today by the Class. Phrchasing CPU module by the end of the

day today.

LPCHC24

LPC1769

End of Life

(PN module Board B for Gruphics

Optimi Optimiz

Engine Design

Phychane Removal of

Emulation. -pre-fab.

Out-of- All Parts. Stock. Except the Except the ~ Ibweeks. Cin module.

Example: Continuation of the SCH.

Ph. 9 -> P Port, General

Purpose part - Aram multiplexing Sach Pin Can


have more than One

functions -> Init & Config.


More than one port.


Z. Connection to CTU Datusheet.

PP.14 Memory Map.




P12.





OXFFFF_FFFF Obj Obj Oza! Dzg ··· 0 0 0 . D Brisco DXO ... 0 0 1:0 BANK UX 2000-0000 1 DIO BANKZ OXYUND-UNDO Peripherial Controller (LPB RATO 4. 0000-0000 X C Chapter 2: LPC176x/5x Memory map Rev. 3.1 — 2 April 2014 User manu a. Power-up Address: ~ when the CPIN is powered up, it will go to 2.1 Memory map and peripheral addressing The ARM Cortex-M3 processor has a single 4 GB address space. The following table this memory location to freatch shows how this space is used on the LPC176x/5x. the 1st Executable instruction Address for GPID Controller. OXZ ---6. 8 memory Banks. Equal size of Feb8. (Web). memory Blocks. $\frac{7^{32}}{8} = \frac{2^{32}}{2^3} = \frac{29}{2^9} = \frac{9}{2^9} = \frac{20}{2^9}$ Note: Inspection of CPU module. 1° LACIDAD ON LACICZY; 1st BANK is enumerated as Z° Cayout Design, GN Woodsle Location Standoffs. BANK \$, ..., the Last BANK is Bank 7 Thotolyping wive Wiret C. We use 3 Bits from the Address Bus 30AWG Blue Z8~3Z AWK to define the Starting Addn of Each \$7.50 agazo ... a, a, Endian" 013/ 030 029 ! WZ8 ... ON No



Spring 2023

2nd Special Furpose Register GPX + DAT . tows

GPODAT.

Febl3 (Morday)

Example: Start-up MCU Xpresso

1. Install MCUX presso. Start the MCU -> Project Browser (Top left Panel) - A pannel

Beneath it, "Import Project", Double

Select to open; t, then

tollow the steps to import 1769 patch.

Z. the LPC1769 Patch is posted on

<> Code

master +

2018F

1769 patch.zip

the github. hualili / CMPE240-Adv-Micropr

P 1 branch otags

Add files via upload

find a project with a key word "Blenky" then, we Debug option to Build it, And to observe the LED on the GU module blashing.

4. Then Browse the Lec 1769 Patch, Lowte 17xx.h which realizes the task of Porting the target philorm (1769) to the IDE Saftnare.


Resources: The posted Zip files. (projects)

CPC1769 patch -> gpip. Zip -> drawling 20 Graphics - 20+30

Ar 11624.

for 11(24 Board)

104-CTIOne-BoardB-for-embedded-.



3. Convect your LPC CTU module (LPC1769) Browse the imported 1769 Projects.

2018-10-Guidelines for ...



https://www.digikey.com/en/products/detail/adafruit-industrieslic/358/5801368



Image shown is a representation only. Exact specifications should be obtained from the products sheet

Example:

GPXCON 32 bit.

431

Total No.07 Possible Control Comfig

From CPU Datasheets, Inspection:

from github ~ Corperty

2021F-105-#0-cpu-arm...

Notativa: Vector Notation

GPACON [3:0]

GPACONSLP	0x7F00800C	R/W	Port A Sleep mode Co
GPAPUDSLP	0x7F008010	R/W	Port A Sleep mode Pt-


	GPACON	Bit		Description
7	GPA0	[3:0]	0000 = Input 0010 = UART RXD[0] 0100 = Reserved 0110 = Reserved	0001 = Outpu 0011 = Reser- 0101 = Reser 0111 = Exterr
	GPA1	[7:4]	0000 = Input 0010 = UART TXD[0] 0100 = Reserved	0001 = Outpu 0011 = Reser 0101 = Reser

The 1st Pin of the GPID (3ort.

0111 = External Interrupt Group 1 [0]

0000

0001 = Output



0110 = Reserved

0000 = Input

From the SCH, we can find the Physical pin to Realize output Junulian.

GPA1