Jan 25,23.

roday's Topics:

1° Syllabus,"Greensheet" up the Class.

San José State University College of Engineering/Computer Engineering Department CMPE240 Advanced Microcomputer Design

S2023

Professor Hua Harry Li

Engineering Building, Rm 267A

Phone: (650) 400-1116 for Text Message Only

Email hua.li@sjsu.edu

Class Time: Mondays and Wednesdays 1:30-2:45 PM

Office Hours: Mondays and Wednesdays 4:30 – 5:30 PM Zoom

Zoom link: Join Zoom Meeting https://us04web.zoom.us/j/9841607683?

pwd=UlA3aEk1TnV4bjNLQk5CQkw0dDk4UT09 Meeting ID: 984 160 7683 Passcode:

121092

Lecture Room: Engineering Building Room 303

Lab facility: Engineering Building Room 268

Prerequisites

Good Throughout the entire School Session. But it will expire by the Last Day of the

Class (May15th).

Note: 1° Attendame; 2° Bring your Laptop

Computer; 3° Prototype Board in Class

Use/Inspection.

M. Prototype System (Board A: CPU

PM Zoom

us/j/9841607683?

Peting ID: 984 160 7683 Passcode:

Board B:

4" BoardA: CPU NXP LPCICZY to

Replace LEC 17 bg (Near the End of 6° Cab Access Code Policy 1ts Life, By 2024) for the Lab Usage.

Dao taoniny, Diiginooning Danamg 1000m 200

Prerequisites

CmpE 180D for non CMPE or non EE undergraduate major. Students who do not provide documentation of satisfied the class prerequisite requirements by the second class meeting will be dropped from the class.

Faculty Web Page and MYSJSU Messaging (Optional)

Copies of the course materials such as the syllabus, major assignment handouts, etc. can be found from github https://github.com/hualili/CMPE240-Adv-Microprocessors/tree/master/ 2018F and on SJSU CANVAS.

Note: Homeworks [Projects Announcement will be Posted on CANVAS. Submission on CANVAS only



Course Description

Architecture of a computing system including system bus, memory subsystems and peripherals.

Uni-directional and bidirectional bus architectures, SRAM and FLASH memories and their interfaces with the system bus. Design of Graphics Processing Engines, interrupt controller, transmitted timers, display adapter, and other system peripherals and bus interfaces.

Required Texts/Readings

Textbook

- NXP LPC17xx datasheets:
- LPC1768/1769 CPU Module schematics;
- Dave Jaggar, ARM Architectural Reference Manual, Prentice Hall, ISBN 0-13-736299-4;

, Note: Find the Datasheet ON the Class github. CMPE244

- Reference: ARM11 data sheets and on-line web materials on line https://github.com/hualili/, or at the SJSU CANVAS provided copyright permitted;
- (Optional) Nvidia Jetson NANO datasheet and user menu (online from Nvidia developer website);
- (Optional) RISC-V tutorial (the link to be given in the lecture) and FPGA verilog implementation guide (the link to be given in the lecture).

Other Readings

- The reference material for ARM CPU hardware features, application notes, class handouts and lab assignments and reports, please see Professor Li's lecture notes, PPT, sample C code etc on line https://github.com/hualili/CMPE240-Adv-Microprocessors;
- Professor Li's book materials, ARM Microprocessor Systems (in preparation for publication) https://github.com/hualili/CMPE240-Adv-Microprocessors

Other equipment / material requirements

32Bit RISC Prototype/Development Board.

| 2021F-107-|pc-cpu-UM... Add files vi | 2021F-107b-sch-#LPO... Add file
| 3022F-101-notes-cmpe240-2022-11-30.pdf

CMPE240 Spring 23

deadlines and penalties for adding and dropping classes However Projects Assignments and Grading Policy Laboratory Midterm Examination 30% Final 40% 0 to 59 F 60 to 69 D 70 to 79 C 80 to 89 B 90 to 100 A Option 1. Target CPU Module Board NXP LPC 11C24 ARM CPU Module (recommended as this course), NXP LPC1769 ARM CPU Mc