

August 23rd (mon).

CMPE240

HARRY LI.

E-mail: hual@sisw.edu

Text message (650) 400-1116

Office Hours: M.W. 3:40-4:40 pm.

Advanced Microprocessor Systems

=

Prototype System  
with a CPU module




Fig. 1.

GPU (Graphics Processing Unit), Array of Processors, Machine Learning, AI. Autonomous Systems. Nvidia Jetson TX2.

Text Books, References

1. NXP LPC1764 GPU Datasheet  
800+ pages Homework: Download pdf. Before  
Next Monday, Aug. 30th.

2. LPC1764 Schematics of the CPU module

3. Nvidia Jetson Nano Datasheet on TX2 (6 CPU + 256 GPU)  
400+ pages. 5% Bonus.  
(Optional)

4. TISC-V. Open Source Architecture, A Super Set of ARM, FPGA, Verilog, SoC. +RTOS. (Optional)

A Proposal (One +5% Paragraph) By Sept. 1st (Wed). Submit to my Email;

Note: Buy LPC1764 CPU module.


digi-key.com, mouser.com, etc.

Grading Policy & Projects  
2 projects (Phase I & II)

2D Graphics Processing Engine → 3D Graphics Processing Engine } a

# CMPE240

2.



midterm: 30%, Final 40% (Comprehensive)

August 25 (Wed)

Today's Topics:

1° Bill of material

Option 1. (5%+) NvDA NANO

a. Likely Devices Drivers, O.S. C/C++, Python.

b. I/O Interface: "EdgeAI"  
GPIO, SPI.

Reference: github/hnukili/  
/CMPE240/2018F

Option 2. (5%+) RISC-V Target

SoC, FPGA Board,

Proposal (one paragraph), Submission  
By Sept 1st (Wed) via e-mail.

The B.O.M.

1. CPU module NXP LPC1114

3rd Party (Digital Art), module  
to Distributors

Digkey.com, Mouser.com  
etc.

Expecting Delays.  
Lead Time over 8 weeks

Policy ON Project Submission.

1° Form 3-4 person Team.

Alternative { Re-use the previously  
used module  
Team (4 person)

2° No Source Code/Design material  
Can be Copied; All Course  
material has to be completed  
individually;

Each person will need to have  
his/her Board;

3° Late Project, 10% per week;

Option 1: NANO. a 4400+  
pages  
"firmware" Datasheet

Tool for  
Flashing the  
CPU module

b Jetpack 4.3 or Higher  
(O.S. + Libs. + Packages)

# CMPE240

= Coding in Both user & kernel Spaces.  $\rightarrow$  O.S. Distr.

Tool chain, Device Driver Debugging & Development;

Option 2. I<sup>2</sup>C-V. verilog, FPGA.

2. Power Regulator IC such as 7812, 7805, ... 1117




Fig. 1.

"05": 5.0 VDC, "12": 12 VDC

$V_{in} \geq V_{out} + 1.5 \text{ VDC}$  ... (i)  
DC Voltage Source

a About 7805  
1000 mW.

b 7.5 VDC

OR

9. VDC @ 1000 mW + 500 mW  
= 1500 mW

= Why Do we use it?  
Current Rating.  
Rating

$\rightarrow$  Deploy the System.

3 "Blue" Components Resistors a

3. LEDs (Red green) for Debugging purpose, for PWR. (GPIO),  $I_{LED} = 4 \text{ mA}$

d Connectors.

d1 J1 for PWR Input & pin

d2 IN-Line pins. Breakable

to mount CPU module.

e Switch. S/W1: to toggle PWR.  
S/W2

f Wire for Wire Wrapping/Soldering  
28-30 AWG

4. Color LCD Display module

a SPI (Serial Peripheral Interface)

b Software Graphics (Driver) C/C++ Lib.

to Activate/Interface LCD.

MCU Xpresso (I.D.E.)

S.T. Lib.

5. "Other" thing.

RJ-45 Connector

Sept. 8 (W)

Topics: 1. "Hello, the world" program

Hardware Implementation

NXP MCU Xpresso.

a. Installation of MCU Xpresso.

b. [github/hualili/CMPE240/2018F](https://github.com/hualili/CMPE240/2018F)

LTC1769 Patch, Import this patch to your Xpresso.

Prototype Board Build Up

External Power CKT (Red LED should be included)

GPP Testing CKT

a. Wire Whipping Board (LTC/NAND Pie)

b. Stand-offs.

Implementation/Design of the CKT.


Architecture Aspects.

CPU Architecture, M. Map.

<https://github.com/hualili/CMPE240-Adv-Microprocessors/blob/master/1769%20patch.zip>

Note: Wire Whipping Board with "Stand-offs" (legs)

Homework: Next show-and-tell Wire Whipping Board;



Wire Whipping Board "Carrier" Board

"TAP Plastic"

On the Board: a. Stand-offs.

b. Connector(s) for External power

TURIC (7805), with Red LED

CPU Architecture:

1. 32-bit Architecture

CPU Architecture

a. ALU 32bit Arithmetic/Logic Unit.

b. Register File,

A Bank of Registers. 32 bits GPRs

General Purpos Registers

Those Registers that can participate. Any meaningful

Arithmetic/Logic Operations.  
Special Purpose Registers.

SPRs 32 bit

To Define/Determine the Behavior of peripheral  
Naming Convention: Controllers.  
6 letters

Common Design for SPRs:

1° Control Register(s) per Each Peripheral Controller

CON

Root (3 Letters)

2° Data Register, DAT

3° Pull-up/Down (Electric Characteristics)

C. Data Bus "Bi-Directional" 32 bits  
Information Flowing Both Directions.

Address, "Uni-directional" from CPU to the Outside. 32 bits

Notation: 32 bit Register

$GPR_x[31:0]$

LSB




Fig. 2

For Address Bus,  $Addr[31:0] =$

$a_{31} a_{30} \dots a_1 a_0$

Note: "Little Endian"

LSB is a/b,

2° Byte Addressable machine  
is a machine whose  
Smallest memory cell  
with an unique address  
is a single Byte.

Total memory:

$$2^{32} = 2^2 \cdot 2^{16} \cdot 2^{16} \dots (1)$$

$$2^{10} = 1K, \quad 2^{20} = 2^{10} \cdot 2^{10} = 1M \dots (2) \quad \dots (3) \quad M$$


$$2^{30} = 1M \cdot 1K = 1Gig \dots (4)$$

$$2^{32} = 2^2 \cdot 2^{30} = 4GB$$

3. Memory map.



## CMPE240



32 bits for the Address  
8 bits for this memory

Write the Address for Each Bank.  
"Starting" (32 bit)

a. Power-up Address:

CPU will fetch the 1st  
Executable from this memory  
Location.

→ 0x0000-0000  
for ARM

For BANK0: 0x0000-0000

BANK1: 0x2000-0000

.. 2: 0x4000-0000

Note: for x86, the Power-up  
Address: 0xFFFF-FFFF

Example: CPU Datasheet pp. 13.

GPIO 0x2009-C000

a. Collection of SPRs are  
mapped to here, e.g.  
Addr. for SPRs are  
mapped to here

b. BANKS.  $2^{32}/8 = 2^{32}/2^3$   
 $= 2^{29} = 2^9 \cdot 2^{20} = 512\text{MB}$

b. Which memory Bank holds  
this GPIO? BANK1  
whose starting Address is  
0x2009-C000

How many Bits Do we need to  
Uniquely define Each Bank?

3 bits →  $a_{31} a_{30} a_{29}$

Sept 13 (Mon)

1<sup>o</sup> Today's Topics: Integrate Architecture Discussion with Software Development IDE. Objectives: To write first C program for testing purpose

Example: Starting from CPU memory map  $\rightarrow$  8 BANKS  
PPL3

1st 256 KB  
= Flash

0X0000-0000,

Rest of the Devices, such as Mem. Controller, Peripheral Controller

$\downarrow$   
Peripheral controllers on the mem. map.

APB  $\neq$  APB

S.P.R.s.

"CON" 3 letter

a Naming conversion Prefix Root Postscript

3 letters 3 letters 3 letter

"SPICON"  $\rightarrow$  "SPICON001" for Example  $\rightarrow$  C compiler/C code

b Definition: Are those S.P.R.s for the init & Config of a Peripheral Controller.

Example. GPP




Fig.1.

$$V_{CC} = IR + V_{LED} \quad \dots (1)$$

$$I \geq 8mA, \rightarrow R \approx 2\Omega \text{ or } 300\Omega$$

$$V_{LED} \approx 1.8VDC$$

GPPCON



Fig.2

Where to find GPPCON on the memory map?  $\rightarrow$  Addr. of GPPCON is described on CPU Datasheet.

# CMPE240

$2^{32}$  Possible Combinations  
of Init & Config. Feature

Reference: 1° 2021F-105 ~ on GP10  
C-Code for Init & Config  
is required

GPP (General Purpose Port)  
32 pins, Define pin 16 as output  
pin.


Example: Make GPP for  
Input & Output

We have to use the following  
init & Config pattern:

Testing.

Hardware

Software { NXP MCU Expresso  
Import GPP Sample  
"zip"



0X F2bb\_F Fbb

To make pin 16 as an output.

Design Step 1.

Identify/select GPP/GPP-pins  
Pb2, Pb3

(Connector → CPU → Selection  
DataSheet

First, Port the Architecture  
Compiler to the target

#define GPPCON


Step 2. Define Pb2 Output,  
Pb3 As Input.

Design the Hardware

then, Copy 0X F2bb\_F Fbb into  
this memory location.

Step 3. SPRs (Special  
Purpose Registers) for  
the GPP peripheral  
Controller

Homework: Show + Tell  
By Next Week Installation of MCU  
+ Import LFC1769.



Sept 15 (w) Architecture  
Today's Topics: GP10 Design



Note: SPRs commonly defined/  
utilized are

GPx CON

where  $x = A, B, C, D, \dots$

GPFCON

GPFDAT (32 bits  $\rightarrow$  32 pins)





Fig.1

Find Table on CPU Datasheet to  
to define Pp.2 output,  
Pp.3 as input.

Example, Samsung ARM11 Datasheet  
pp3/2

Fig.2



Question: Define Binary Pattern for  
Find GPA CON to make  
its pin 2 as an output?