

Jan 27, 21
Welcome to

CMPE242

Harry Li

Embedded Hardware Systems

1. Green Sheet [github/hualili/cmpe242](https://github.com/hualili/cmpe242)

Email: hua.li@sisu.edu


(650) 400-1116 Text message

2. Pre-requist Requirements 180A & D

Course Description

Hands-on.


Target Development Platform



O.S. & Basic Material

Scope of the Course

- Device Driver
- Dep Development
- C/C++ Python
- O.S. Kernel



Before: 3 Labs/Projects

Device Driver
Sensor LSM 303 → Feedback Loop

I/F to Target Board
P.I.D Controller

Human Readable file.
Convolution

Optional subjects
Integration

1° RISC V Project - FPGA

Device Driver & O.S. Kernel Development Image

2° ROS (Robotics Operating System) platform Visualization Tool.

* Grading Policy

3-3-4
mid Projects Final

* CANVAS - EE242

① Assignments (No)

② Submission / Submission of your class work

Action 1. [github/hualili/cmpe242](https://github.com/hualili/cmpe242)

2. Datasheet

Samsung ARM11 Datasheet

NXP LPC 1769 Datasheet

Architecture NXP LPC 17XX

Action 3. Target Platform Selection
 of Unix-like OS. 6) Edge AI
 Computing (Scalability) \Rightarrow GPU

Office Hours M.W. 4:30-5:30pm
 ON Zoom.

CMPE242 Feb. 2021

Today's Topics: 1° System Architecture
 Review, CPU Datasheet; 2° Target
 platform

System Architecture

{ NANO TX1, TX2
 NVDA CPU/GPU platform.
 BroadCom, Pi 3/4 G.E. (Graphics Engine)
 Samsung ARM11 (9, 7)

Optional Architecture RISC-V

Common Characteristics RISC

Reduced Instruction Set Computer

Optimization Not Only on the Hardware
 But On the Compiler Design, and
 System Software Design.

MIPS, ARM (most widely Adopted)
 RISC

ARM Architecture — Common Core

Base Line Hardware (Datasheet); ARM11

Base Line Software { O.S. Aspects
 Kernel
 Device Drivers.
 Linux Distribution
 Optimized for Embedded
 platform

Example: Datasheet

LPC1769 ARM Cortex M3

Samsung ARM11

NVDA ... Pi 4

CPU Datasheet, LPC1769
20185-3-UM10360, P.P. 9
Jtag

CORE
 ARM
 CORTEX
 M3





Fig1. CPU Architecture
 ARM Cortex M3

Note: To Be Able to Draw/
 Design CPU Architecture
 Either this OR Your Target
 platform. (1769 + ARM11)
 Base Line

memory map.



Starting Address of Each Bank
Question: How many Bits needed to define the Starting Address of Each Bank? 3 bits, $2^3 = 8$

3 bits Needed

$a_{31} a_{30} a_{29} : a_{28} \dots a_1 a_0$

Little Endian

① 32 Bit RISC Architecture

$$2^{32} = 2^{10} \cdot 2^{10} \cdot 2^{10} \cdot 2^2$$

$$= \underbrace{1K \cdot 1K \cdot 1K}_{1M} \cdot 2^2$$

$$= 4 \text{ GB}^1 \text{ (Byte)}$$

② Byte Addressable Machine

~ whose minimum memory cell with an unique address is a Single Byte

③ Memory Banks, 8 BANKS

Size of Each Bank: $4 \text{ GB} / 8$

$$= 2^{32} / 2^3 = 2^{32-3} = 2^{29} = 2^9 \cdot 2^{20}$$

$$= 512 \text{ MB}$$

ARM CPU Can be configured at Boot Stage as either "Little Endian" or "Big Endian".

Find Starting Address for BANK the 1st

$$a_{29} = a_{30} = a_{31} = 0$$

a_{28} has to be added, to form a Hex

0x0000-0000

2nd Bank's Starting Address

$$a_{31} a_{30} a_{29} : a_{28}$$

$$0 \quad 0 \quad 1 : 0$$

0x2000-0000

3rd Bank's Starting Address

$$a_{31} a_{30} a_{29} : a_{28}$$

$$0 \quad 1 \quad 0 : 0$$

0x4000-0000

Now, Consider target Board
Conditions to qualify the selection

- ① ARM Based ; ② UNIX-Like O.S.
 - ③ Establish eco-system
Developer Base (~ millions)
 - ④ Technology Innovators / Leaders.
 - ⑤ External Expansion Capabilities
- Linux kernel
Image
Some Distro.
Tool chain