

Jan 27, 21
Welcom to

CMPE242

Harry LI

Embedded Hardware Systems

1. Green Sheet [github/hualili/cmpe242](https://github.com/hualili/cmpe242)

Email: hua.li@sisu.edu


(650) 400-1116 Text message

2. Pre-requist Requirements 180A & D

Course Description

Hands-ON.


Target Development Platform



O.S. & Basic Material

Scope of the Course

- Device Driver
- Dep Development
- C/C++ Python
- O.S. Kernel



Before: 3 Labs/Projects

Device Driver Sensor LSM 303

IF to Target Board

Human Readable file.

Optional subjects

1° RISC V Privet - FPGA

Device Driver & O.S. Kernel Development Image

2° ROS (Robotics Operating System) platform Visualization Tool.

* Grading Policy

3-3-4 Mid Projects Final

* CANVAS - EE242

① Assignments (No)

② Submission / Submission of your class work

Action 1. [github/hualili/cmpe242](https://github.com/hualili/cmpe242)

2. Datasheet

Samsung ARM11 Datasheet

NXP LPC 1769 Datasheet

Architecture NXP LPC 17XX

Action 3. Target Platform Selection
of Unix-like OS. 6) Edge AI
Computing (Scalability) \Rightarrow GPU

Office Hours M.W. 4:30-5:30pm
ON Zoom.

CMPE242 Feb. 2021

Today's Topics: 1° System Architecture
Review, CPU Datasheet; 2° Target
platform

BaseLine Software

Linux Distribution
Optimized for Embedded
platform

Example: Datasheet

LPC1769 ARM Cortex M3

Samsung ARM-11

NVDA ... Piex

System Architecture

NVDA CPU/GPU platform.
BroadCom, Piex 3/4 G.E. (Graphics
Engine)
Samsung ARM-11 (9, 7)

NAJO
TX1, TX2
Graphics
Engine

CPU Datasheet, LPC1769
20185-3-UM10360, P.P. 9
Jtag

Optional Architecture RISC-V

Common Characteristics RISC

Reduced Instruction Set Computer

Optimization Not Only on the Hardware
But On the Compiler Design, and
System Software Design.

MIPS, ARM (most widely Adopted)
RISC


ARM Architecture — Common Core

Base Line Hardware (Datasheet); ARM-11

Fig 1. CPU Architecture
ARM Cortex M3

Note: To Be Able to Draw/
Design CPU Architecture
Either this OR Your Target
platform. (1769 + ARM-11)
Base Line

CORE
ARM
Cortex
M3



memory map.




Fig. 2

(1) 32 Bit RISC Architecture

$$2^{32} = 2^{10} \cdot 2^{10} \cdot 2^{10} \cdot 2^2$$

$$= \underbrace{1K \cdot 1K \cdot 1K}_{1M} \cdot 2^2$$

$$= 4 \text{ GB}^1 \text{ (Byte)}$$

(2) Byte Addressable Machine
 ~ whose minimum memory cell with an unique address is a Single Byte

(3) Memory Banks, 8 BANKS

Size of Each Bank: $4 \text{ GB} / 8$

$$= 2^{32} / 2^3 = 2^{32-3} = 2^{29} = 2^9 \cdot 2^{20}$$

$$= 512 \text{ MB}$$

Starting Address of Each Bank
 Question: How many Bits needed to define the Starting Address of Each Bank? 3 bits, $2^3 = 8$

3 bits Needed

$$a_{31} a_{30} a_{29} : a_{28} \dots a_1 a_0$$

Little Endian

ARM CPU Can be configured at Boot Stage as either "Little Endian" or "Big Endian".

Find Starting Address for BANK the 1st

$$a_{29} = a_{30} = a_{31} = 0$$

a_{28} has to be added, to form a Hex

0x0000-0000

2nd Bank's Starting Address

$$a_{31} a_{30} a_{29} : a_{28}$$

$$0 \quad 0 \quad 1 : 0$$

0x2000-0000

3rd Bank's Starting Address

$$a_{31} a_{30} a_{29} : a_{28}$$


$$0 \quad 1 \quad 0 : 0$$

0x4000-0000

Now, Consider target Board
Conditions to qualify the selection

- ① ARM Based ; ② UNIX-Like O.S.
 - ③ Establish eco-system
Developer Base (~millions)
 - ④ Technology Innovators / Leaders.
 - ⑤ External Expansion Connectors
- Linux kernel
Image
Source Distro.
Tool chain

Plus: many examples
on Device Drivers (I2C,
PWM, SPI, UART, ...)



Feb 3rd (Wed) CMPE242

Note: 1° Submission of Honest Pledge
Form (Signed), CANVAS,
By Sat 11:59 PM; EE242 Submission
to e-mail;


Wire wrapping
Note: Bread Limitation -
Run High Speed
Cannot ~20 MHz

Today's Topics: 1° CPU Architecture
2° Target Board Selection - Bill of
material
Ref: github

CPU 1.5 GHz
Connector 1
General purpose (port)
Pin Number
Physical Location
"E"

1-2020S-lect1 - hardware board...


- ARM-1 ① Compiled w/ Linux Open Source
Distro / Kernel Sources
ARM tool chain
- ② Datasheet Baseline Reference
Requirements, Exams



DrawBack: Lack of the Ability to
handle Edge AI; (G.E.) Tiny6410
Kit from FriendlyARM.Com, ~\$90


Option (Pie Board 3B+, 4)
675 Pie-4, 8GB mem.

OMP242
 NVDA (Nvidia) NANO — 128 GPU
 GTX2 System on module
 6 CPU ARM A57?
 256 GPU



2° 4 Stand-offs (Legs)
 3° Components to Build
 PWR CKT & CKT for
 I/O Testing ("Hello, the
 world").

Note: 1° NANO Expansion Connector, Yes
 (Limited I/O Function)
 Compare to ARM II — SPI, I2C, PWM
 2° Kernel Source Distribution, Yes
 To Become a developer, to Sign up
 ~\$59




Option (NVDA GTX2 System on module)
 1° Expensive! \$299 + Carrier Board
 \$150 — 3v3t
 Edge on AI
 If this is selected, then 2~4 person
 to share the Cost

Note: 1° 4-Person Team By Next Week;
 2° Homework/Project has to
 Individual, Each person has
 your own Board;


Red LED, 4~10mA
 Resistors. $V_{CC} = 5.0$
 $I = 4 \sim 10 \text{ mA}$
 $R I = V$
 $R = V/I = 5 / 4 \times 10^{-3}$
 $= 1.25 \text{ K}\Omega$

Cap for your External Power
 Input Ckt.



LPF (Low Pass Filter)
 $C = 4.7 \mu\text{F}$
 $T = RC \rightarrow$
 3dB
 4° Toggle s/w

Bill of materials:
 Phase I & II { Phase I — HW1 — "Hello,""
 " II Sensors/Stepper
 motor Drive



1° Wirewrapping
 Board
 Through-Holes w/ metal
 plating (Not the entire side)




Feb 8, (Monday) CMPE242
HARRY LI

Today's Topics: 1° Bill of Material

2° Prepare for the 1st Assignment

"Hello, the world". 3° CPU Architecture

Bill of material { Phase I: Target platform
"Hello, the world"
Phase II: Sensors / Drive
Stepper motor /
OP Amps



Caps for 7805 → Datasheet

Polarity "⌋"

74KK NAND, NOR,


LED, Red, yellow/green
4~10mA

1. Target: ① Pic 3 Bt, Pic 4
② NA10, TX2 (Edge AI)
③ ARMII — Base Line Reference platform

2. Prototype Board, 6" x 6" I/O CKT
Sensors { Analog
Digital
Drive

POWER CKT: PWR Regulator IC


Wall mount Adapter LM7805 2VDC dropoff



Note: you may need higher voltage source to Stepper motor Drive.
LM7812?

Connectors { External PWR

Switch (Toggle Switch)



To Build I/O Testing


4. "Glue" Logic { Assembled Resistors 200~5KΩ
10KΩ
Caps 7805
PWR Input Node
LPF (Low Pass Filter)

① PWR Distribution Node


Phase II (Bill of Material):


Ref: git hub:

1. LSM303 (I2C) → Autonomous Robot

2. Optical Encoder (optional)  Fig 2

Displacement measurement
Angular


SENDPT₁  Front wheel Drive
SENDPT₂

3.  NEMA14, 17
Drive (PWR'd)
CPU module

Prototype

b Bulk Converter
= is good;

A 12VDC Commonly
= need some, Check
Current Need;



Consider Building "Hello, the world"
Test CKT

Objectives 1. Bring up the target Board
and Print "your Name,
Last 4 Digits Student ID"

2^o Test GPIO Interface

2.1 Send Logic "1"
to Turn ON On-Board
LED, then flash @
1 Hz Frequency

2.2 Send Logic "0" via
gpio port to turn off
on-Board LED;

2.3 Read input via GPIO
port, if the input is
"1", then Send Command
to Turn ON On-Board LED

2.4. Read Inputs via GPIO
Port, if the input is "0"
then, Send Command to
Turn off the on-Board LED.

Discussion ON CPU Architecture
then ON this Assignment.

Action 1: Form 4 person

Team, Send me email
First, Last Name, SID

