


March 16 (Wed)

Topics: 1° PWM Architecture/Hardware
Aspect — Waveforms,
Timing Diagrams, SPZs
2° LSM303 Sensor I2C

Example: PWM Discussion.



Duty Cycle = $\frac{T_{on}}{T} \dots (1)$
Square Wave: D.C. = 50%

Architectural Aspects:

2021F-105-#0-cpu-arm11-2018S-29...


6410X_UM

32

PWM TIMER

This chapter describes the functions and usage of PV

d. Special Purpose Registers



CONF (Configuration Register)

CNT (Control — "Count")

CMP (Comparison)

define f_{PWM} & Duty Cycle.

C. Prescaler for f_{PWM} Config

8 bit

PP1107




Figure 32-1. PWMTIMER Clock Tree Diagram

a. Input: PCLK peripheral clock.

$\frac{1}{2}, \frac{1}{4}, \frac{1}{8}, \dots$ of the System Clock
b. Output (2 outputs)

2022S-107e-pwm-waveform-v3-2018-3-4.jpg

2022S-107f-pwm-specialPurposeRegister-v3-2018-3-4.jpg

2022S-107g-pwm-calculation-v3-2018-3-4.pdf






Figure 32-2. Simple Example of PWM Cycle Block Diagram

Note: Background on Counters.



Count By 2

Expand this to A counter for Both integer Number & Fractional Number (in general) $\Rightarrow f_{PWM}$ (for integer Only) then, use Another Counter to get Duty cycle.



$$T = \frac{1}{f_{PWM}} \dots (2), \quad f_{PWM} = \frac{PCLK}{(\text{Prescaler} + 1) \text{Div} \dots (3)}$$

Frequency = $PCLK / (\{\text{prescaler value} + 1\} / \{\text{divider value}\})$

Suppose $PCLK = \frac{1}{4}(\text{System Clock}) = \frac{1}{4}(800 \times 10^6)$
 $= 200 \times 10^6$

Defined By Special Purpose Register.

Design Guidelines for PWM:

① CNT (TCNTB0) Define f_{PWM}
 CNTLY Count Timer Buffer for PWM

③ CONF Configuration Register.
 Defines f_{PWM}

② CMP (TCMPB0) Defines Duty Cycle
 Comparison

Example: Suppose $PCLK = 500 \times 10^6 (\text{MHz})$, Find the Counts for TCNTB0
 Suppose to Drive A Stepper Motor $f_{PWM} = 2 \text{ kHz} = 2 \times 10^3$
 $\frac{PCLK}{N} = f_{PWM} \dots (4)$

$\frac{PCLK}{N} = f_{PWM}$, Substitute the design requirements into it.

$$\frac{500 \times 10^6}{N} = 2 \times 10^3$$

$$\therefore N = \frac{500 \times 10^6}{2 \times 10^3} = 250 \times 10^3$$

Verify if TCNTB₀ can hold up to that Number

pp1117

32.4 SPECIAL FUNCTION REGISTERS

32.4.1 REGISTER MAP

Register	Offset	R/W	Description
TCFG0	0x7F006000	R/W	Timer Configuration Register two 8-bit Prescaler and Divider
TCFG1	0x7F006004	R/W	Timer Configuration Register and DMA Mode Select Bit
TCON	0x7F006008	R/W	Timer Control Register
TCNTB0	0x7F00600C	R/W	Timer 0 Count Buffer Register
TCMPB0	0x7F006010	R/W	Timer 0 Compare Buffer Register
TCNTO0	0x7F006014	R	Timer 0 Count Observation Register
TCNTB1	0x7F006018	R/W	Timer 1 Count Buffer Register

2³²

32.4.1.4 TCNTB0 (Timer0 Counter Register)

Register	Offset	R/W	Description
TCNTB0	0x7F00600C	R/W	Timer 0 Count Buffer Register

Conclusion: 5-Steps operation of PWM. Can be described as (1) Count By N with Eqn (4), pp3. And deposit

N into TCNTB₀; (2)

Deposit Count M into TCMPB₀, where $M = (D.C.) \times N$... (5)

(3) The Down Counting will decrement TCNTB₀'s count by 1 at a time, And a

Comparison is made to TCMPB₀, if matched, then trigger the Output to "1", Down Counting continues till the Count in TCNTB₀ = 0 One period is reached. Then Repeat this process.

Feb. 21. 21.
Example: Suppose CLK = 50 MHz.
Design Implementation Technique to produce $f_{PWM} = 1000$ Hz, to Drive Stepper motor Controller, in addition, Duty Cycle is 30%.
Find: (1) TCNTB_n = ? ; (2) Find TCMPB_n
Sol: First, find the Counts N Based on the given condition.
 $\frac{50 \times 10^6}{N} = f_{PWM}$... (1)
 $N = \frac{50 \times 10^6}{1 \times 10^3} = 5 \times 10^4 \rightarrow \text{Hex}$ $f_{PWM} = 1000$
TCNT_n

Second, Duty Cycle = 30%

$$N_{\text{cmp}} = N \times 30\% \quad \left| \begin{array}{l} = 5 \times 10^4 \times 0.3 \\ N = 5 \times 10^4 \end{array} \right.$$

$$= 1.5 \times 10^4$$

Draw the Waveform.

