

Embedded Software

CMPE244

1/

Sept. 29 (Wed) 4:00-8:00pm.

Zoom Link To Be Used for the Entire Semester

Harry Li, Office: Engr. Building
Rm 269A

E-mail: hua.li@sjsu.edu.

Text messages (510) 400-1116.

Grading Policy:

1st Projects & Assignment 30%

2nd mandatory Projects, $10\% \times 2 = 20\%$

1 Semester-Long Project 10%

2nd Midterm: 30%

3rd Final: 40%

Organization of the Course

1. CPU Architecture, memory map.

Special Purpose Registers for the init & config of Peripheral Controller. Firmware Development. (~3 weeks)

2. Kernel (O.S) Source Distribution

I.D.E (Integrated Development Environment), To be able to optimize kernel image, to be able to modify existing Device Drivers. to write your own Device Driver. (~3 weeks)

3. Integration & Development of O.S. kernel + Device Driver + Sensors/Actuators

Stepper Motor Drive

Sensors LSM303

P.I.D Controller.

Fourier Transform.


Web Server (GUI)

OpenCV, OpenCL

Introduction

1. Development Setup

Target Board



a. Host PC/Laptop, Linux Ubuntu 18.04

Virtual Box Installed, then install Linux on top of it.


b. Target platform (To Be determined)

c. Wire Wrapping Board
~3 1/2" x 4" physical dimension
through holes with metal coating.

(2) 4 mounting Holes @ the corners, 4 stand-offs (Legs)

(3) LED Red/Green Current $\leq 10\text{mA}$
Resistors $V_{LED} \approx 1.8\text{VDC}$
 $200 \sim 500\Omega$

(4) Toggle switch



2. OS Architecture

3. Selection & Evaluation of A Target platform

Linux D.S. Support

ARM (RISC — Reduced Instruction Set Computer)

Most Efficient Computation Density per Unit Power

Reduced Instruction Set

(Smaller collection of Machine Code Instructions)

→ Better Optimization of compiler

Forward Looking — Longer Life Cycle

User Space

Kernel space




Fig. 2

Target Platforms To Consider

1. NXP LPC17xx, 1769

Clock Rate: $200\text{MHz} - 400\text{MHz}$

RTOS But Not Unix D.S.

No Linux

Rich I/O Interface

Ref: git ~ 2021F-107b- . .

CPU Data sheet — CPU

Architecture well Documented

Memory map well Documented

Example: SCH of LPC1769.

LPCXpresso	
GN0	
VIN (4.5-5.5V)	
VB (battery supply)	
RESET_N	
P0.9	MOSI1
P0.8	MISO1
P0.7	SSCK1
P0.6	SSEL1
P0.0	TXD0/SDA1
P0.1	RXD0/SCCLK
P0.18	MOSI0
P0.17	MISO0
P0.15	TXD1/SDA0
P0.16	RXD1/SSEL0
P0.23	AD0.0
P0.24	AD0.1
P0.25	AD0.2
P0.26	AD0.3/AOUT
P1.30	AD0.4
P1.31	AD0.5
P0.2	
P0.3	
P0.21	
P0.22	
P0.27	
P0.28	
P2.13	

"3+1" pin: SPI1

(Serial Peripheral Interface)

UARTS / Tx Transmission / multiplexed
Rx Receiving / SDA:
SPI / I2C / SCL:

SP10 / UAZ TL


SDA: Serial Data

SCL: Serial CLK

IZC

6 ADC (AD - Analog to Digital Conversion)

↳ GPP (GPIO: General Purpose Port I/O)



Option Target platform: FPGA. Future Electronics.

FPGA Igho2: RISC-V.

Superset of ARM Architecture

IP Core: Open Source. Supports RTOS

Limitations: No Unix/Linux O.S.

Smaller Gate Counts. → Less

Computational Capability.

Pie. Broadcom BCM

CMPE244


5

Features: Support Linux/Ubuntu.

Provides machine/Computer Vision Capability; OpenCV.
Yolo (You Only Look Once) — Deep Learning, No AOC

Pie-3 Version B GPIO Pins

<https://www.jameco.com/Jameco/workshop/circuitnotes/raspberry-pi-circuit-note.html>



Plus: CPU Datasheet

CPU Architecture

↓
Device
Driver
Development.

↙ memory map
Peripheral Controllers, G.E. (Graphics Engine)

Option: ARM-11 Samsung. CPU: S3C6410x

CPU Datasheet: Architecture Block Diagram — well Document
600-800MHz memory map, well Designed, documented

Support Linux, well Document/Sample code for Driver Development.

State-of-the-Art Feature: Graphics Processing Engine — GPU

LPC17xx, NO; FPGA RISC-V, NO; BCM-Pie G.E. yes

ARM-11. Video Codec, Marginal

Option: NVDA — Jetson TX2 6 CPUs + 256 GPU in a Single Package

CMPE244

Supports Linux/Ubuntu, I/O Interface is limited; (LPC17xx has the Best I/O I/F Support); ~\$700 Dev. Kit. Well Documented Datasheet.

Sign up as a developer⁶ at nxp website

www.nxp.com

MCU Xpresso

Option: NVIDIA Jetson Nano. Ubuntu Linux Support.

Multiple Bus + 128 GPU
I/O (Limited)
[Datasheet — Not As Detailed as other platform]

Oct 6 (Thursday).

Topics:

1^o Architectural Aspects of Embedded System for Software Implementation

Developer forum is very Active and it gives a good references.

Datasheet + Board Sch. + Special Purpose Register + IDE (Compiler and Flash Tool)

Homework: 1^o Form 2-4 person team

By Next week;

2^o Choose Target Platform

3^o Bring Wirewrapping Board / Prototype Board to the Class for show & Tell;

4^o Sign up @ Nvidia website as a developer → Kernel (Ubuntu)

Source Distribution
[Jetpack NXP, MCU Xpresso]

www.nxp.com

Example: LPC1769 ARM Cortex M3
CPU Datasheet

Simpler Architecture

(1) NXP LPC1769 Base Line

(2) Samsung ARM11 Datasheet

CPU Block Diagram

Memory Map

Special Purpose Register

Tool Chain / Software Design, Implementation




Fig. 1.

Note: 1. Enumeration of Subsystems is always started as 0.





Fig. 2b

Fig. 2

Memory map:

1. RISC: Reduced Instruction Set Architecture

1979 David Patterson

1982 John Hennessy

- { Uniformity
- { Regularity
- { Orthogonality

2. 32 Bit RISC Architecture

Data Bus: 32 bit, Bi-directional

$D[m:n]$ Vector Notation

most Significant Bit $D[31:0]$ Least Significant Bit

Endian "Little Endian"

Address Bus: 32 bit, Uni-Directional

ALU (Arithmetic/Logic Unit) 32 bits

Register File: 32 bit

{ General Purpose Registers: 32 bit
GPRs

{ Special Purpose Registers: 32 bit
SPRs

GPRs: Those that can participate
Any meaningful Arithmetic
Logic Operations.

SPRs: Those Registers to
fulfill special functions,
Such as init & config. for
Peripheral controllers.

3. Memory map

a. Byte Addressable machine

The Smallest memory cell
with an unique Address is
a Single Byte — "Byte
Addressable machine".

Question: What is the
Max Address for the memory
map of a given CPU?

Single 32 Bit Architecture → Addr. Bus 32 bits


$$2^{32} = 2^{10} \cdot 2^{10} \cdot 2^{10} \cdot 2^2$$

$$2^{10} \dots 1K$$

$$2^{20} \dots 1K \times 1K = 1 \text{ Meg.}$$

$$2^{30} \dots 1M \times 1K = 1G.$$

4 GByte (Byte Addressable)



Question: Which 3 bits?

Addr. $[31:0]$

$a_{31}a_{30}a_{29} \dots a_2a_1a_0$

Addr $[31:29] = a_{31}a_{30}a_{29}$

Question: Find the Starting Address of Each memory Bank?

Sol:

0x0000_0000 System Power-Up Address:

The Address when CPU is powered up, it will go to this memory location to fetch the 1st instruction to execute.

$a_{31}a_{30}a_{29} : a_{28}$

0	0	0	:	0	0x0000_0000	Bank 0
0	0	1	:	0	0x2000_0000	Bank 1
0	1	0	:	0	0x4000_0000	Bank 2
			:			Bank 3
			:			Bank 4
			:			Bank 5
			:			Bank 6
1	1	1	:			Bank 7

BANKS: A Block of memory.

Divide memory map into 8 Equal Banks.

1st Bank: BANK 0

2nd Bank: BANK 1

⋮

8th Bank: BANK 7.

Question: How many Address Bits do we need to define each memory bank? 3 bits

Datasheet, pp.14 from MXP LTC1769

memory map, SSP as an example. then, starting Addr. for memory Banks,

Starting Address SSP:

0x4008_8000

Question: How much memory does SSP need?

Peripheral Controllers




Fig 4

Example: Find memory Needed for

SSP0.

Starting Addr: 0x4008 8000

End Addr: 0x4008 C000 - 1

= 0x4008 BFFF

8000 - BFFF Block of memory

For what purpose? Employed
By Special Purpose Registers
for init & configuration of SSP0,

And to perform Data
Input/Output Operation

Special Purpose Registers
Design.

focus on GPP (General Purpose
Port, e.g. GPIO)

3 Common Types of SPIR

Control Register : Init & Config.

Data Register : Data I/O
Operation

Pull up/Down : Electrical characteristic
of the Controller

C. Typical Number of
GPP:

LPC1769 P0, P1, P2, P3.

Samsung Arm II:

17 GPPs

S3C6410 includes 187 multi-functional input/o

PortName	Number of Pins.	
GPA port	8	UAI
GPB port	7	UAI
GPC port	8	SPI
GPD port	5	PCI
GPE port	5	PCI
GPF port	16	CAI
GPG port	7	SDI
GPH port	10	SDI
GPI port	16	LCD
GPJ port	12	LCD
GPK port	16	Hos
GPL port	15	Hos
GPM port	6	Hos
GPN port	16	EIN
GPO port	16	Mer
GPP port	15	Mer
GPQ port	9	Mer

4. Naming Convention of Special
Purpose Registers.

Let's Design/Define Naming
Convention.

Follow RISC Design Guidelines

Prefix + Root + Postscript

3 letters 3 letters 3 letters

Control Register : GPPx CON

GPPx : General Purpose Port x

meaning we have more
than one general purpose
Ports.

Fig 5.

LPCXpresso	
GND	
VIN (4.5-5.5V)	
VB (battery supply)	
RESET_N	
P0.9	MOSI1
P0.8	MISO1
P0.7	SCK1
P0.6	SSEL1

GND	
EXT_VIN	
VBAT	
TARGET_RESET	
P0.9	
P0.8	
P0.7	
P0.6	

1st Pin
a Port (GPP) 0

b Theoretically, pins can
be as many as 32

Fig 6.




Fig 7

(1)
Negative
"Active
Low"
0 →
Reset

c. GPx DAT ping:

↑
Root

GPx DAT[9]

d. Physical connector pin to GPx DAT[9] is given from SCH Design. Example, LTC1769

Pin 9 → J2-5 (Connector J2, Pin 5)

e. GPx PUD (Pull-up/Down) SPR.

f. Question: How many control functions for a single control register? Can we have

Homework: Download Image And Bring up your Target.

Oct. 13 (Wed)

Ref: 1st 202F-112 - Homework (Need Submission to CANVAS)

2nd 202F-113 - LTC17xx.h

(For NXP LTC17xx platform)

Homework, Note GPIO pins selection Select One for Output, One for the Input, for "Hello, the

the world" program.

Turn on/off LED via (Input) GPIO GP
Read from GPIO pin for "1" or "0" when switch is toggled:

Note: for MCU Xpresso IDE download, you would have to Become a developer at NXP website, www.nxp.com. Then, Download MCU Xpresso, and finish the installation.

Once installed, download LTC1769 pitch from class github, import it into your IDE.

Example: Continued from GPx CON Number of Possible control functions?

From CPU Datasheet (ARM11), SPRs

Register	Address	R/W
GPB CON	0x7F008020	R/W
GPB DAT	0x7F008024	R/W
GPB PUD	0x7F008028	R/W
GPB CONSLP	0x7F00802C	R/W
GPB PUDSLP	0x7F008030	R/W

(1)

(2) memory (Address)


Define GPB ϕ as a input pin

GPBCON	Bit	Description
GPB0	[3:0]	0000 = Input
		0001 = Output
		0010 = UART RXD[2]
		0011 = Ext. DMA Request
GPB1	[7:4]	0100 = IrDA RXD
		0101 = ADDR_CF[0]
		0110 = Reserved
		0111 = External Interrupt Group 1[8]
GPB2	[11:8]	0000 = Input
		0001 = Output
		0010 = UART TXD[2]
		0011 = Ext. DMA Ack
GPB3	[15:12]	0100 = IrDA TXD
		0101 = ADDR_CF[1]
		0110 = Reserved
		0111 = External Interrupt Group 1[9]

Table 1

Note: 32 Bit Architecture

32 Bit SPRES (Special Purpose Register)
Address 4 Bytes Apart.



Connector Type, DB-9




Fig.2

No. of possible functions for Control register:
 $2^{32} = 4 \text{ G.}$

GPB ϕ \rightarrow Pin ϕ \rightarrow CPU, GPBDAT[ϕ]

GPBCON[3: ϕ] = 0000 // Define GPB ϕ input

GPBCON[3: ϕ] = 0001 // Define GPB ϕ output

GPBCON[3: ϕ] = 0010, UART Rx (Receiving)

UART Serial Communication

"2+1" pins minimum requirements to establish UART Communication

Rx (Receiving)
Tx (Transmitting)
GND

Example: Implement/Design

"Hello, the world" program.

Steps Involved for this is



1^o. Identify the pin(s) from a connector of a target Board;

2^o Find Driver Program to allow us to config GPP for Input/Output function.

Note Driver Program in the environment where U.S. is installed, can be accessed in a user space.

From software

Write `0x0000_0000` to define GPIO as an input to the following memory location



A program will access to GPIO Devices as if it access to a file

Open the file
Read from the file
Write to the file


In user space

In the kernel space, SPs, like `GPxCON`, `GPxDAT` will fulfill the I/O I/F function.

Now, Define GPIO as an Output, from CPU Datasheet

`GPBCON[3:0] = 0001`

Write `0x0000_0001` Hex



Now, Discussion on IDE (MCU Xpresso)




Fig 6

FIODIR, Addr. (in LPC17xx.h)

```
#define FIODIR 0x00000000
LPC_GPIO<pinNum> -> FIODIR
```

$I = (1 \ll \text{pinNum});$

for example make P0.3 as output pin. From SCH.

CPU Architecture (Memory Mapping)

Cross Compiler

"Port" Cross Compiler to a target CPU

a Machine Code for ARM
b fits to the target CPU

P0.2	
P0.3	
P0.21	

P0.2	J2-21
P0.3	J2-22
P0.21	J2-23

Fig 7.

"|" bitwise OR

Write Binary Pattern in Fig 6. to set P0.3 as an output.

Example: MCU Xpresso


GPIO program (Project) -> firmware program w/o O.S.


Sample code for GPIO operation.

hello-world.C code

LPC_GPIO<pinNum> -> FIODIR

Target CPU Peripheral Controller Fast I/O Direction






③ To be able implement "Hello, the world" program on your Chosen platform.

LPC_GPIOD → FIOSET
Special purpose Register: "DAT" register

Note: CPU Datasheet { ARM11 LPP
LPC GPP
SPRs { ARM11
LPC
GPXCON
GPXDAT
GPXPUD
FIODIR
FIOSET

LPC_GPIOD → FIOSET = (1 << PinNum);

≡ Sample code
LPC17xx.h
Peripheral control mem. mapping
GPIO (Last 2~3 pages)



Example: Design/Implement "Hello, the world" program.

Hardware Design
Software Design.

Hardware Design.

Step 1. Identify Hardware platform, Identify

Requirements: Define Init & Config

① Pattern Based on CPU Datasheet

② Analyze SPRs Responsible for GPIO operations. GPIO pins.

To start the Design with the Set of a chosen target platform.

Find Connector(s) information

Identify GPIO pins

Note: 1° CMOS $[0, 3.3V]$

Logic "0" Logic "1"

$$I_{CPU} \approx 10mA$$

For S/W connected to "A"

Step 2.

GPIO { Input "1"
Output "1" To turn on LED
"0" To turn off LED


$$\frac{V_{CC}}{R_1} = I_{CPU} \quad \dots (2)$$

$$V_{CC} = 3.3V, I_{CPU} = 10mA$$

$$\therefore R_1 = \frac{V_{CC}}{I_{CPU}} = \frac{3.3}{10 \times 10^{-3}}$$

$$= 33 \times 10^2 = 330\Omega$$

Input CKT:



For S/W @ B


Assum GP_x is output high

$$V_{GP_x} = 3.3V$$

$$I_{CPU} = \frac{V_{GP_x}}{R_2} \quad \dots (3)$$


$$R_2 = V_{GP_x} / I_{CPU}$$

$$= 3.3 / 10 \times 10^{-3} = 330\Omega$$



$$R_1 = R_2 \approx 1K\Omega$$

Output Test.






Fig. 9b.

Let $I_{CPU} = 10 \text{ mA}$;

$V_{LED} = 1.2 \text{ VDC}$

$$I_{CPU} \cdot R = V_{GPR} - V_{LED} \dots (4)$$

$$R = \frac{V_{GPR} - V_{LED}}{I_{CPU}}$$

$$= \frac{3.3 - 1.2}{10 \times 10^{-3}} = 2.1 \times 10^2$$

$$= 210 \Omega$$

Bring your Prototype Board for quick Demo.

(Target Board + Carrier Board

with I/O Testing CKT)