

Embedded Software

CMPE244

1/

Sept. 29 (Wed) 4:00-8:00pm.

Zoom Link To Be Used for the Entire Semester

Harry Li, Office: Engr. Building
Rm 269A

E-mail: hua.li@sjsu.edu.

Text messages (510) 400-1116.

Grading Policy:

1° Projects & Assignment 30%

2° mandatory Projects, $10\% \times 2 = 20\%$

1 Semester-Long Project 10%

2° Midterm: 30%

3° Final: 40%

Organization of the Course

1. CPU Architecture, memory map.

Special Purpose Registers for the init & config of Peripheral Controller. Firmware Development. (~3 weeks)

2. Kernel (O.S) Source Distribution

I.D.E (Integrated Development Environment), To be able to optimize kernel image, to be able to modify existing Device Drivers. to write your own Device Driver. (~3 weeks)

3. Integration & Development of O.S. kernel + Device Driver + Sensors/Actuators

Stepper Motor Drive

Sensors LSM303

P.I.D Controller.

Fourier Transform.


Web Server (GUI)

OpenCV, OpenGL

Introduction

1. Development Setup

Target Board



a. Host PC/Laptop, Linux Ubuntu 18.04

Virtual Box Installed, then install Linux on top of it.


b. Target platform (To Be determined)

c. Wire Wrapping Board
~3 1/2" x 4" physical dimension
through holes with metal coating.

(2) 4 mounting Holes @ the corners, 4 stand-offs (Legs)

(3) LED Red/Green Current $\leq 10\text{mA}$
Resistors $V_{LED} \approx 1.8\text{VDC}$
 $200 \sim 500\Omega$

(4) Toggle switch



2. OS Architecture

3. Selection & Evaluation of A Target platform

Linux D.S. Support

ARM (RISC — Reduced Instruction Set Computer)

Most Efficient Computation Density per Unit Power

Reduced Instruction Set

(Smaller collection of Machine Code Instructions)

→ Better Optimization of compiler

Forward Looking — Longer Life Cycle




Fig. 2

Target Platforms To Consider

1. NXP LPC17xx, 1769
Clock Rate: $\sim 200\text{MHz} - 400\text{MHz}$
RTOS But Not Unix D.S.

CPU Datasheet — CPU
Architecture well Documented
Memory map well Documented

No Linux
Rich I/O Interface

Ref: git $\sim 2021F-107b - \dots$

Example: Sch of LPC1769.

LPCXpresso	
GN0	
VIN (4.5-5.5V)	
VB (battery supply)	
RESET_N	
P0.9	MOSI1
P0.8	MISO1
P0.7	SCK1
P0.6	SSEL1
P0.0	TXD0/SDA1
P0.1	RXD0/SCL1
P0.18	MOSI0
P0.17	MISO0
P0.15	TXD1/SDA0
P0.16	RXD1/SSEL0
P0.23	AD0.0
P0.24	AD0.1
P0.25	AD0.2
P0.26	AD0.3/AOUT
P1.30	AD0.4
P1.31	AD0.5
P0.2	
P0.3	
P0.21	
P0.22	
P0.27	
P0.28	
P2.13	

3+1 pin: SPI1

(Serial Peripheral Interface)

UART3 { Tx Transmission / multiplexed
 { Rx Receiving

SPI0 / UART1


SDA: Serial Data

SCL: Serial CLK

I2C

6 ADC (AD — Analog to Digital Conversion)

GPP (GPIO: General Purpose Port I/O)



Option Target platform: FPGA. Future Electronics.

FPGA Igho2: RISC-V.

Superset of ARM Architecture

IP Core: Open Source. Supports RTOS

Limitations: No Unix/Linux O.S.

Smaller Gate Counts. → Less

Computational Capability.

Pie. Broadcom BCM

CMPE244


5

Features: Support Linux/Ubuntu.

Provides machine/Computer Vision Capability; OpenCV.
Yolo (You Only Look Once) — Deep Learning, No AOC

Pie-3 Version B GPIO Pins

<https://www.jameco.com/Jameco/workshop/circuitnotes/raspberry-pi-circuit-note.html>



Plus: CPU Datasheet

CPU Architecture

↓
Device Driver Development.

↙ memory map
Peripheral Controllers, G.E. (Graphics Engine)

Option: ARM-11 Samsung. CPU: S3C6410x

CPU Datasheet: Architecture Block Diagram — well Document
600-800MHz memory map, well Designed, documented

Support Linux, well Document/Sample code for Driver Development.

State-of-the-Art Feature: Graphics Processing Engine — GPU

LPC17xx, NO; FPGA RISC-V, NO; BCM-Pie G.E. yes

ARM-11. Video Codec, Marginal

Option: NVDA — Jetson TX2 6 CPUs + 256 GPU in a Single Package

CMPE244

Supports Linux/Ubuntu, I/O Interface is limited; (LPC17xx has the Best I/O I/F Support); ~\$700 Dev. Kit. Well Documented Datasheet.

Sign up as a developer⁶ at nxp website

www.nxp.com

MCU Xpresso

Option: NVIDIA Jetson Nano. Ubuntu Linux Support.

Multiple Bus + 128 GPU
I/O (Limited)
[Datasheet — Not As Detailed as other platform]

Oct 6 (Thursday).

Topics:

1^o Architectural Aspects of Embedded System for Software Implementation

Developer forum is very Active and it gives a good references.

Datasheet + Board Sch. + Special Purpose Register + IDE (Compiler and Flash Tool)

Homework: 1^o Form 2-4 person team

By Next week;

2^o Choose Target Platform

3^o Bring Wire Wrapping Board / Prototype Board to the Class for show & Tell;

4^o Sign up @ Nvidia website as a developer → Kernel (Ubuntu)

Source Distribution
Jetpack

NXP, MCU Xpresso

www.nxp.com

Example: LPC1769 ARM Cortex M3
CPU Datasheet

Simpler Architecture

(1) NXP LPC1769 Base Line


(2) Samsung ARM11 Datasheet

CPU Block Diagram



Memory Map

Special Purpose Register

Tool Chain / Software Design, Implementation



Note: 1. Enumeration of Subsystems is always started as 0.



Memory map:

1. RISC: Reduced Instruction Set Architecture

1979 David Patterson

1982 John Hennessy

- { Uniformity
- { Regularity
- { Orthogonality

2. 32 Bit RISC Architecture

Data Bus: 32 bit, Bi-directional

$D[m:n]$ Vector Notation

most Significant Bit

$D[31:0]$

Least

Significant Bit

Endian "Little Endian"

Address Bus: 32 bit, Uni-Directional

ALU (Arithmetic/Logic Unit) 32 bits

Register File: 32 bit

{ General Purpose Registers: 32 bit
GPRs

{ Special Purpose Registers: 32 bit
SPRs

GPRs: Those that can participate
Any meaningful Arithmetic
Logic Operations.

SPRs: Those Registers to
fulfill special functions,
Such as init & config. for
Peripheral controllers.

3. Memory map

a. Byte Addressable machine

The Smallest memory cell
with an unique Address is
a Single Byte — "Byte
Addressable machine".

Question: What is the
Max Address for the memory
map of a given CPU?

Single 32 Bit Architecture → Addr. Bus 32 bits


$$2^{32} = 2^{10} \cdot 2^{10} \cdot 2^{10} \cdot 2^2$$

$$2^{10} \dots 1K$$

$$2^{20} \dots 1K \times 1K = 1 \text{ Meg.}$$

$$2^{30} \dots 1M \times 1K = 1G.$$

4 GByte (Byte Addressable)



Question: Which 3 bits?

Addr. [31:0]

$a_{31}a_{30}a_{29} \dots a_2a_1a_0$

Addr[31:29] = $a_{31}a_{30}a_{29}$

Question: Find the Starting Address of Each memory Bank?

Sol:

$a_{31}a_{30}a_{29} : a_{28}$

0 0 0 : 0	0x0000_0000	Bank 0
0 0 1 : 0	0x2000_0000	Bank 1
0 1 0 : 0	0x4000_0000	Bank 2
⋮		⋮
1 1 1		Bank 7

0x0000_0000 System Power-Up Address:

The Address when CPU is powered up, it will go to this memory location to fetch the 1st instruction to execute.

BANKS: A Block of memory.

Divide memory map into 8 Equal Banks.

1st Bank: BANK 0

2nd Bank: BANK 1

⋮

8th Bank: BANK 7.

Question: How many Address Bits do we need to define each memory bank? 3 bits

Datasheet, pp.14 from MXP LTC1769
memory map, SSP as an example.
then, starting Addr. for memory Banks,

Starting Address SSP:

0x4008_8000

Question: How much memory does SSP need?

Peripheral Controllers




Fig 4

Example: Find memory Needed for

SSP.

Starting Addr: 0x4008-8000

End Addr. 0x4008-C000-1

= 0x4008-bFFF

8000-bfff Block of memory

For what purpose? Employed
By Special Purpose Registers
for init & configuration of SSP,

And to perform Data
Input/Output Operation

Special Purpose Registers
Design.

focus on GPP (General Purpose
Port, e.g. GPIO)

3 Common Types of SPIR

Control Register : Init & Config.

Data Register : Data I/O
Operation

Pull up/Down : Electrical characteristic
of the Controller

C. Typical Number of
GPP:

LPC1769 P0, P1, P2, P3.

Samsung Arm II:

17 GPPs

S3C6410 includes 187 multi-functional input/o

PortName	Number of Pins.	
GPA port	8	UAI
GPB port	7	UAI
GPC port	8	SPI
GPD port	5	PCI
GPE port	5	PCI
GPF port	16	CAI
GPG port	7	SDI
GPH port	10	SDI
GPI port	16	LCD
GPJ port	12	LCD
GPK port	16	Hos
GPL port	15	Hos
GPM port	6	Hos
GPN port	16	EIN
GPO port	16	Mer
GPP port	15	Mer
GPQ port	9	Mer

4. Naming Convention of Special
Purpose Registers.

Let's Design/Define Naming
Convention.

Follow RISC Design Guidelines

Prefix + Root + Postscript

3 letters 3 letters 3 letters

Control Register : GPPx CON

GPPx : General Purpose Port x

meaning we have more
than one general purpose
Ports.

Fig 5.

LPCXpresso	
GND	
VIN (4.5-5.5V)	
VB (battery supply)	
RESET_N	
P0.9	MOSI1
P0.8	MISO1
P0.7	SCK1
P0.6	SSEL1

GND	
EXT_VIN	
VBAT	
TARGET_RESET	
P0.9	J2-5
P0.8	J2-6
P0.7	J2-7
P0.6	J2-8

1st Pin

Port (GPP) 0

Theoretically, pins can
be as many as 32

Fig 6.




Fig 7

(1)
Negative
"Active
Low"
0 →
Reset

c. GPx DAT pin 9:

↑
Root

GPx DAT[9]

d. Physical connector pin to
GPx DAT[9] is given from
SCH Design. Example, LTC1769

Pin 9 → J2-5 (Connector J2,
Pin 5)

e. GPx PUD (Pull-up/Down)
SPR.

f. Question: How many
control functions for a
single control register? Can we have

Homework: Download Image
And Bring up your Target.