

August 21 (Monday)

Organizational Meeting.

1. The "GreenShot" is posted on the github

Note: Bring your Laptop Computer to the class.

<https://github.com/hualili/CMPE244>

Course and Contact Information

Instructor:	Harry Li, Ph.D. Professor, Computer Engineering Department State University
Office Location:	Engineering Building 267A
Telephone:	(408) 924-4060 (650) 400-1126
Email:	hua.li@sjsu.edu
Class Days/Time:	Mondays and Wednesdays, 4:30 pm – 5:45 pm, Aug
Office Hours:	<u>Mondays and Wednesdays, 3:00 pm – 4:00 pm</u>
Classroom:	Engineering Building Room 295
Prerequisites:	CMPE 180A and CMPE 180D, classified standing, c Artificial Intelligence or Computer Engineering or S majors only.

2. Emphasis on POSIX O.S. Linux Open Source O.S. & Device Drivers Programming and Development. Scalability & Vertical Solution.

Course Description

Experiments dealing with advanced embedded software programming concepts, interfacing techniques, hardware organization, and software development using embedded systems. Individual projects.

3. Course Format: In-Person.

Hands-on Class. Prototype System

Option 1. NVIDIA Jetson Nano. (GPU (128)
4 GB Version GPU JetPack

Option 2. Broadcom Pi3B+, Pi4.

Option 3. RISC-V FPGA Dev. Board.
+ FreeRTOS

Selection Decision in 1 week

Option 4. NXP LPC1114 or
LPC1779, RTOS. NXP
Dev. Forum.

Has limited Processing power.
May Not meet the need for our Project

4. Textbook & References

Set I: Datasheet(s), CPU Datasheet, Developer Guide; Set II: NVIDIA Developer Forum. Set III: PPTs, Sample Code, Handouts in the Class github.

Course Materials

Instructor's teaching materials and online resources.

1. Professor's git: <https://github.com/hualili/CMPE244>
2. Jetson NANO Jetpack download <https://developer.nvidia.com/embedded/downloads>

Other Equipment / Material

1. Hardware Equipment: You may choose any one of the following options. For detailed selection information, I will cover it in the introduction session of the class. Option 1. Nvidia Jetson NANO Board with minimum 2 GB RAM; or Option 2. Pie 3B+, or Pie 4; Option 3: Nvidia Jetson Tx2 developer kit; or Option 4: LPC1769 CPU Module: https://www.mouser.com/NXP-Semiconductors/Embedded-Solutions/Engineering-Tools/Embedded-Processor-Development-Kits/Development-Boards-Kits-ARM/_/N-cxd2t?P=1z0jm4m&Keyword=LPC1769&FS=True&gclid=Cj0KCQjwqKuKBhCgARIsACf4XuHyN8WfqTQ24WGtoMdKd6n-kl7c-YNz-r1hTcPt0ErdZN62jrMQmgaAtXZEALw_wcB or Option 5: Samsung ARM11 developer platform.
2. Linux Host Machine (Ubuntu 18.04).

2021F-114-handout-gpi... Add files via upload


2021F-114b-pwm-nano... Add files via upload

yr. Semester ID

Naming Convention:

A & B
A & C

Note: Regarding The Selection of A Target Platform:



5. Grading Policy

Project Assignment (Two Projects) ^{Phased}
15% (pts) for the assigned projects.
15% for the Semester Long Project.

Assignments and projects:	30%
Midterm Exam:	30%
Final Exam:	40%
Total:	100%

August 23rd (Wed)

Introduction

Note: Rm 268

Ref: Datasheets.

C	A	D	B.
bcm	lpc	nvda	sam
Broadcom Pi Linux O.S.	NXP LPC1769 RTOS IP Stack Micro Web Server	Jetson NANO. JetPack O.S. Linux (Ubuntu) + Additional Packages.	Samsung ARM II
	2021F-107-lpc-cpu-UM10360.pdf		




Fig 1. LPC1768 simplified block diagram






Fig. 1

Note 1: The GPU Block Diagram for LPC1769 is a Sample for the Rest of the target platforms, e.g. Pre3/4; Sam's ARM 11; NVIDIA Jetson NANO

Note 2:



0x0000-0000 PWR-up Addr.

Addr.
 $2^{32} = 2^{10} \cdot 2^{10} \cdot 2^{10} \cdot 2^2$
 1024 : : 4
 1K : : 1
 1Meg. : : 1
 1G. : : 1
 4 G Addresses.

Fig. 2

→ Datasheets.

2021F-105-#0-cpu-arm11-
 2018S-29-CPU_53C6410X.
 pdf

Locate the page with the top level
 Description of the CPU Architecture

Example: "B", Sam's CPU
 ARM11

J-tag

CPU
 Core
 ARM11

GPP
 SPI

Graphics
 Video Codec

Memory
 Controllers.
 SRAM/ROM/FLASH
 a. Graphics Engine
 b. Video Codec
 MPEG/H.264

Peripheral
 Controller




Fig. 3.

Differentiation

→ Vector Graphics / pixels Graphics

OMPE244
F2023

61

Example: Connection to (Embedded)
Software Architecture




Fig.1.

Note: Data Size for 1080P
Image 0.2 720P

August 28 (Monday)


Note: 1st Brief Description on
the Scope of Semester-Long
Project.

Embedded Software; Kernel v.s.
Device Driver → APPS for iPhone/
Android phone


2nd CANVAS is up.
Honesty pledge

3rd Target platform → Minor upgrade
to Enable RTC By Adding On-Board
Battery

Example: Continuation of the Introduction/Embedded Software Architecture.



Note: PWM — Pulse Width Modulation.




T One Period

$$\text{Duty Cycle} = \frac{\tau}{T} \dots (1)$$

$$f_{\text{PWM}} \dots (2)$$

Fig. 2

The Software Tools: One of them is open source gcc, or g++ Compiler.



Porting. Match to the CORE (ISA: Instruction Set Architecture) Device Drivers Customization.

Peripheral Controller
A Set of Special Purpose
Registers.

Most Likely this SPR has
the Addr in the Block.

0x2009-C000


Identify A peripheral controller, GPP

Then, make a GPP as

- ① Output Port
- ② Turn on "LED"
- ③ Turn off the "LED"

See Fig. 3.

Fig. 3.




Memory is designated for
SPR's (Special Purpose Registers)

Go to 32Bit Control/Configuration
Register. To Define Init & Conf.
for GPP output.

Control & Configuration Register

0x2009-
C000



For Selection of Port &
Pin(s).

4 G Possible Configurations Theoretically
($2^{32} = 2^3 \cdot 2^{10} \cdot 2^{10} \cdot 2^{10}$)

Coding (Software Aspect)

Write 32 bits unsigned Data
as Init & Config Pattern to
Select the GPP & the pin
as output.

1K 1K 1K

1M

1 G.

It has its unique Address. (at
the multiple of 4).

Next. Naming Convention.

Guideline:

RTSC → UC Berkeley David
Patterson
Stanford, John. Hennessy.

