

Embedded Software

CMPED44

1/

Sept. 29 (Wed) 4:10-8:10pm.

Zoom Link To Be Used for the Entire Semester

Harry Li, Office: Engg. Building
Rm 261A

Email: hua.li@sjtu.edu.

Text messages (650) 490-1116.

Grading Policy:

1^o Projects & Assignment 30%

2 mandatory Projects, $10\% \times 2 = 20\%$

1 Semester-long Project 10%

2^o Midterm: 30%

3^o Final: 40%

Organization of the Course

1. CPU Architecture Memory map.

Special Purpose Registers for the init & config of Peripheral Controller. Firmware Development. (~ 3 weeks)

2. Kernel (OS) Source Distribution

I.D.E (Integrated Development

Environment), To be able to

Optimize Kernel image, to be able

to modify existing Device Drivers.

To write your own Device Driver.

(~ 3 weeks)

3. Integration & Development of O.S. Kernel + Device Driver + Sensors / Actuating

Stepper motor Drive

Sensors Lsm303

P.I.D controller.

Fourier Transform.

Web Server (GKE)

OpenCV, OpenGL

Introduction

1. Development Setup

Target Board




Fig1.

Wire Wrapping Board

a. Host PC/Laptop, Linux
Ubuntu 18.04

(Virtual Box Installed, then
install Linux on top of it.)

b. Target Platform (To Be
Determined)

c. Wire Wrapping Board
① $\sim 3\frac{1}{2} \times 4$ " physical Dimension
through holes with metal coating.

(2) 4 mounting holes @ the corners, 4 stand-offs (legs)

(3) LED Red/Green Current $\leq 10\text{mA}$
Resistors $V_{LED} \approx 1.8\text{VDC}$

$200 \sim 500\Omega$



A

B

(4) Toggle switch



2. OS Architecture

3. Selection & Evaluation of A Target platform

Linux D.S. Support

ARM (RISC — Reduced Instruction Set Computer)

{ Most Efficient Computation
Density per Unit Power
Reduced Instruction Set
(Smaller collection of Machine Code Instructions
→ Better Optimization of Compiler)




Fig.2

Target Platforms To Consider

1. NXP LPC17xx, 1769

Clock Rate: ~20MHz - 400MHz

RTOS But Not Unity OS.

No Linux

Rich I/O Interface

Ref: git ~ 2021F-107b - ..

Example: Schematic of LPC1769.

LPCXpresso	
GND	
VIN (4.5-5.5V)	
VB (battery supply)	
RESET_N	
P0.9	MOSI1
P0.8	MISO1
P0.7	SCK1
P0.6	SS1
P0.0	TxD3/SDA1
P0.1	RxD3/SCL1
P0.18	MOSI0
P0.17	MISO0
P0.15	TxD1/SCK0
P0.16	RxD1/SSEL0
P0.23	AD0.0
P0.24	AD0.1
P0.25	AD0.2
P0.26	AD0.3/AOUT
P1.30	AD0.4
P1.31	AD0.5
P0.2	
P0.3	
P0.21	
P0.22	
P0.27	
P0.28	
P2.13	

"3+1" pin: SPI1

(Serial Peripheral Interface)

} UART3 { Tx Transmission / multiplexed
} Rx Receiving { SDA: Serial Data
} SPI1 / UART1 { SCL: Serial CLK

} 6 ADC (AD - Analog to Digital conversion) I2C

} GPIO (GPIO: General Purpose Port I/O)

CmPE244

4

J2-28	+3V3
J2-29	
J2-30	
J2-31	
J2-32	ETH_RXN
J2-33	ETH_RXP
J2-34	ETH_TXN
J2-35	ETH_TXP
J2-36	USB-DM
J2-37	USB-DP
J2-38	P0.4
J2-39	P0.5
J2-40	P0.10
J2-41	P0.11
J2-42	P2.0
J2-43	P2.1
J2-44	P2.2
J2-45	P2.3
J2-46	P2.4
J2-47	P2.5
J2-48	P2.6
J2-49	P2.7
J2-50	P2.8
J2-51	P2.10-ISP_EN
7 J2-52	P2.11
13 J2-53	P2.12
19 J2-54	GND

LPCXpresso

- VOUT (+3.3V out) if self powered, else +3.3V input
- not used
- not used
- not used
- RD-
- RD+
- TD-
- TD+
- USB-D-
- USB-D+
- P0.4 CAN_RX2
- P0.5 CAN_TX2
- P0.10 TXD2/SDA2
- P0.11 RXD2/SCL2
- P2.0 PWM1.1
- P2.1 PWM1.2
- P2.2 PWM1.3
- P2.3 PWM1.4
- P2.4 PWM1.5
- P2.5 PWM1.6
- P2.6
- P2.7
- P2.8
- P2.10
- P2.11
- P2.12
- GND

J2-32, J2-33, J2-34, J2-35 grouped under Ethernet
 J2-36, J2-37 grouped under USB
 J2-38, J2-39 grouped under CAN-Bus
 J2-40, J2-41 grouped under UART2/I2C
 J2-42 through J2-54 grouped under 6 ports PWM

Option Target platform: FPGA. Future Electronics.

FPGA IP Core: RISC-V.

Superset of ARM Architecture

IP Core: Open Source. Supports RTOS

Limitations: No Unix/Linux O.S.

Smaller Gate Counts, less

Computational Capability.


Pie. Broadcom BOM

Features: Supports Linux/Ubuntu.

Provides machine/Computer Vision Capability; OpenCV.
YOLO (You Only Look Once) — Deep Learning, No ADC

Pie-3 Version B GPIO Pins

<https://www.jameco.com/Jameco/workshop/circuitnotes/raspberry-pi-circuit-note.html>



Plus: CPU Datasheet

↓
Device
Driver
Development.

CPU Architecture

↓
memory map

Peripheral Controllers, G.E. (Graphics Engine)

Option: ARM-11 Samsung. C++: S3C6410x

CPU Datasheet: Architecture Block Diagram — well Documented

Processor, Memory Map, well Designed, documented

Support Linux, well Document/Sample code for Driver Development.

State-of-the-Art Feature: Graphics Processing Engine — GPU

LPC17xx, NO; FPGA RISC-V, NO; BCM-Pi G.E. yes

ARM-11. Video Codec, Marginal

Option: NVDA — Jetson TX2

6 CPUs + 256 VRAM in a Single Package

CmpE244

Supports Linux/Ubuntu, I/O Interface is limited; (LPC17xx has the Best I/O I/F Support); ~\$7W Dev. Kit. Well Documented Datasheet.

Sign up as a developer at nxp website www.nxp.com
6
MCU Xpresso

Option: NVIDIA Jetson Nano. Ubuntu Linux Oct 6 (Thursday).
Multiple GPUs + 128GB GPU Support.
I/O (Limited)
Datasheet — Not As Detailed as other platform

Topics:

1° Architectural Aspects of Embedded System for Software Implementation

Developer forum is very active and it gives a good references.

Datasheet + Board Sch. +

Special Purpose Register + IDE (Compiler and Flash Tool)

Homework: 1° Form 2-4 person team

By Next week;

2° Choose Target Platform

3° Bring Wirewrapping Board /

Prototype Board to the Class for show & Tell ;

4° Sign up @ Nvidia Website

as a developer → kernel (Ubuntu)

Source Distribution
Jetpack

NXP, mcu
Xpresso

www.nxp.com

Example: LPC1769 ARM Cortex M3

CPU Datasheet

Simpler Architecture




- (1) NXP LPC1769 Baseline
- (2) Samsung ARM11 Datasheet

CPU Block Diagram

Memory Map

Special Purpose Register

Tool Chain / Software Design, Implementation



Memory Map:

1. RISC: Reduced Instruction Set Architecture

1979 David Patterson

1982 John Hennessy

{ Uniformity
Regularity
Orthogonality

2. 32 Bit RISC Architecture

Data Bus: 32 bit, Bi-directional

$D[m:n]$ Vector Notation
most Significant Bit Least Significant Bit
 $D[31:\phi]$

Endian "Little Endian"

Address Bus: 32 bit, Uni-Directional

ALU (Arithmetic/Logic Unit) 32 bits

Register File: 32 bit

General Purpose Registers: 32 bit
GPRs

Special Purpose Registers: 32 bit
SPRs

GPRs: Those that can participate
Any meaningful Arithmetic
Logic Operations.

SPRs: Those Registers to
fulfill special functions,
such as init & config-for
Peripheral controllers.

3. Memory Map

a. Byte Addressable machine

The Smallest Memory Cell

With an Unique Address is

a Single Byte — "Byte

Addressable Machine".

Question: What is the
max. address for the memory
map of a given CPU?

Single 32 → Addr.
Bit Bus

Architecture 32 bits

$$\downarrow$$

$$2^{32} = 2^{10} \cdot 2^{10} \cdot 2^{10} \cdot 2^2$$

$$2^{10} \dots 1K$$


$$2^{20} \dots 1K \times 1K = 1 \text{ Meg.}$$

$$2^{30} \dots 1M \times 1K = 1 \text{ G.}$$

4 GByte (Byte Addressable)

CmPE244

9



0x0000_0000 System Power-Up Address:

The Address when CPU is powered

up, it will go to this memory location to fetch the 1st instruction to execute.

BANKS: A Block of memory.

Divide memory Map into 8

Equal Banks.

1st Bank: BANK 0

2nd Bank: BANK 1

:

8th BANK: BANK 7.

Question: How many Address bits do we need to define each memory bank? 3 bits

Question: Which 3 bits?

Addr. [3]: ϕ

$a_3, a_3, a_2, \dots, a_2, a_0$

Addr[3]:29] = a_3, a_3, a_2, a_2

Question: Find the Starting Address

of Each memory Bank?

SD:

a_3, a_3, a_2, a_1, a_0

0 0 0 : 0 0X0000_0000 BANK0

0 0 1 : 0 0X2000_0000 BANK1

0 1 0 : 0 0X4000_0000 BANK2

:

1 1 1

Datasheet, pp.14 from NXP LTC1769

Memory map, SSP ϕ as an example.

then, starting Addr. for Memory

Banks,

Starting Address SSP ϕ :


0x4f08_8000

Question: How much memory does SSP ϕ need?

Peripheral Controllers

APB1 peripheral	
0x4010 0000	31 : system control
0x400F C000	30 - 16 reserved
0x400C 0000	15 : QEI
0x400B C000	14 : motor control PWM
0x400B 8000	13 : reserved
0x400B 4000	12 : repetitive interrupt timer
0x400B 0000	11 : reserved
0x400A C000	10 : I2S
0x400A 8000	9 : reserved
0x400A 4000	8 : I2C2
0x400A 0000	7 : UART3
0x4009 C000	6 : UART2
0x4009 8000	5 : Timer3
0x4009 4000	4 : Timer2
0x4009 0000	3 : DAC
0x4008 C000	2 : SSP0
0x4008 8000	1 - 0 reserved
0x4008 0000	

SSP: SuperSet of SPI I/F.



Example: Find memory Needed for SSP.

$$\begin{aligned} \text{Starting Addr: } & 0x4008_8000 \\ \text{End Addr. } & 0x4008_C000 - 1 \\ & = 0x4008_bFFF \end{aligned}$$

8000-bfff Block of memory

For what purpose? Employed
By Special Purpose Registers
for init & configuration of SSP,

And to perform Data
Input/Output Operation

Special Purpose Registers
Design.

focus on GPP (General Purpose
Port, e.g. GPIO)

3 Common Types of SPI

Fig 4

Control Register : Init & Config.

Data Register : Data I/O

Operation

Pull up/Down : Electrical characteristic
of the Controller

C. Typical Number of
GPPs :

LPC17ba P4, P1, P2, P3.

Samsung ARM II:

17 GPPs

S3C6410 includes 187 multi-functional input/o

4. Naming Convention of Special Purpose Registers.

Let's Design / Define Naming Convention.

follow RISC Design Guidelines

Prefix + Root + Postscript

3 letters 3 letters 3 letters

Control Register : GPx CON

GPx : General Purpose Port x

Meaning we have more than one general purpose ports.

PortName	Number of Pins.	
GPA port	8	UAI
GPB port	7	UAI
GPC port	8	SPI
GPD port	5	PCI
GPE port	5	PCI
GPF port	16	CAI
PGP port	7	SDI
GPH port	10	SDI
GPI port	16	LCI
GPJ port	12	LCI
GPK port	16	Hos
GPL port	15	Hos
GPM port	6	Hos
GPN port	16	EIN
GPO port	16	Mer
GPP port	15	Mer
GPQ port	9	Mer

Fig 5.

LPCXpresso	
GND	
VIN (4.5-5.5V)	
VB (battery supply)	
RESET_N	
P0.9	MOSI1
P0.8	MISO1
P0.7	SCK1
P0.6	SSEL1

① Negative "Active Low"
② Reset

1st Pin
P0.9
Dual row ho
J2-1

Part (GPP) 1

b Theoretically, pins can

be as many as 32

Fig 6.





Fig 7

c. GPx DAT Ping:



d. Physical Connector pin to GPxDAT[9] is given from SCH Design. Example, LPC1769

Pb,9 → J2-5 (Connector J2, Pin 5)

e. GPx PUD (Pull-up/Down) SPR.

f. Question: How many control functions can we have for a single control register?

Homework: Download Image And Bring up your Target.

Oct. 13 (Wed)

Ref: 1^o 202F-112 - Homework
(Need Submission to CANVAS)

2^o 202F-113 - LPC17xx.h

(For NXP LPC17xx platform)

Homework, Note GPIO pins selection
Select one for Output, one
for the Input, for "Hello, the

world" program.

Turn on/off LED via
(Input) GPIO I/O
Read from
= GPIO pin for "1" or "0"
when switch is toggled:

Note: for NXP Xpresso IDE
download, you would have to
become a developer at NXP
website, www.nxp.com.
Then, download NXP Xpresso,
and finish the installation.

Once installed, download

LPC1769 pitch from class
github, import it into your
IDE.

Example: Continued from GPx CON
Number of Possible control
functions?

From CPU Datasheet (ARM), SPRs

	Register	Address	R/W
①	GPBCON	0x7F008020	R/W
	GPBDAT	0x7F008024	R/W
	GPBPUD	0x7F008028	R/W
	GPBCONSLP	0x7F00802C	R/W
	GPBPUDSLP	0x7F008030	R/W

②
Memory (Address)

Define GPB₀ as an input pin.

GPBCON	Bit		Description
GPB0	[3:0]	0000 = Input 0010 = UART RXD[2] 0100 = IrDA RXD 0110 = Reserved	0001 = Output 0011 = Ext. DMA Request 0101 = ADDR_CF[0] 0111 = External Interrupt Group 1[8]
GPB1	[7:4]	0000 = Input 0010 = UART TXD[2] 0100 = IrDA TXD 0110 = Reserved	0001 = Output 0011 = Ext. DMA Ack 0101 = ADDR_CF[1] 0111 = External Interrupt Group 1[9]

Table 1

Note 1: 32 Bit Architecture

32 Bit SPURS (Special Purpose Register)

Address 4 Bytes Apart.




Fig 1. GPBCON 0x7f00-8020

Connector Type, DB-9




Fig. 2

No. of possible functions for Control register:

$$2^{32} = 4 \text{ G.}$$

GPB₀ → pin φ → CPU, GPBDAT[φ]GPBCON[3:φ] = 0000 // Define GPB₀ inputGPBCON[3:φ] = 0001 // Define GPB₀ output

GPBCON[3:φ] = 0010, UART Rx (Receiving)

UART Serial Communication

"2+1" pins minimum Requirements
to establish UART
Communication

Rx (Receiving)
Tx (Transmitting)
GND

Example: Implement / Design

"Hello, the world" program.

Steps Involved for this is

- 1° Identify the pin(s) from a connector of a target Board;
- 2° Find Driver Program to allow us to config GPP for Input/Output function.

14.

Note Driver Program in the environment where OS is installed, can be accessed in a user space.

From software.


Write $0x0000_0000$

to define GPB0 as an input

to the following memory location

Hello, the world

Fig 3.



A Byte

$0x7foo-802D \rightarrow$

Fig 4.

Device Driver
File System
HAL

Hardware Abstraction
Level

A program will access to GPIO devices as if it access to a file

open the file

read from the file

write to the file

In user space

Now, Define GPB0 as an output, from CPU Datasheet

$GPBCON[3:0] = 0001$ → Hex

write

$0x0000_0001$

most significant byte

least significant byte

$0x7foo-802D \rightarrow$



In the kernel space, SPRs, like GPxCON, GPxDAT will fulfill the I/O I/F function.

Fig 5.

0x7foo-802D

most significant byte
least significant byte

Now, Discussion on IDE (MCU Xpresso)



#define FIDDIR 0x0000_0000
LPC_GPIOD → FIDDIR
 $I = (1 \ll \text{pinNum})$
for example make P0.3 as output pin. From SCH.

CPU Architecture (Memory Mapping) → Cross Compiler
"Port" Cross Compiler to a target CPU

= Machine code for ARM
↳ fits to the target CPU




Fig 7.

Example: MCU Xpresso


GPIO program (Project) →
firmware program into O.S.


Sample code for GPIO operation.

HelloWorld.c code

LPC_GPIOD → FIDDIR
Target CPU Peripheral Controller
Fast I/O Direction

Write Binary Pattern in H/w. to set P0.3 as an output.






LPC_GPIODφ → FIOSET
 Special purpose
 Register:
 "DAT"
 Register

③ To be able to implement "Hello, the world" program on your chosen platform.

Note: $\stackrel{a}{\rightarrow}$ CPU Datasheet { ARM11 GPP
LPC GPP }

$\stackrel{b}{\rightarrow}$ SPIs { ARM11
GPPxCON
GPPxDAT
GPPxPWD
LPC
FIODIR
FIRSET }

\subseteq Sample code
`LPC17xx.h`
 Peripheral Control
 mem. mapping
 GPIO (Last 2~3 pages)



Example: Design/Implement
 "Hello, the world" program.

Hardware Design
 Software Design.

Hardware Design.

Step 1. Identify Hardware platform, Identify

Requirements: Define Init & Config

- ① Pattern Based on CPU Datasheet
- ② Analyze SPRs Responsible for GPIO operations.

GPIO pins.

To start the Design with the set of a chosen target platform.

Note: 1° CMOS $[0, 3.3V]$


Find Connector(s) information

$$I_{CPU} \approx 10mA$$

Identify GPIO pins

For S/W connected to "A"

Step 2.




$$\frac{V_{CC}}{R_1} = I_{CPU} \dots (2)$$

$$V_{CC} = 3.3V, I_{CPU} = 10mA$$

$$\therefore R_1 = \frac{V_{CC}}{I_{CPU}} = \frac{3.3}{10 \times 10^{-3}}$$

$$\text{Input CKT: } = 3.3 \times 10^2 = 330\Omega$$



For S/W @ 3

Assume GPx is output high


$$V_{GPx} = 3.3V$$

$$I_{CPU} = \frac{V_{GPx}}{R_2} \dots (3)$$

$$R_2 = \frac{V_{GPx}}{I_{CPU}}$$

$$= 3.3 / 10 \times 10^{-3} = 330\Omega$$

CPU (Connector) Fig.8a



Output Test. GPx




Fig.8b

$$R_1 = R_2 \approx 1k\Omega$$

Fig.9a




Fig. 9.b.

Let $I_{CPU} = 10\text{mA}$;

$$V_{LED} = 1.2\text{VDC}$$

$$I_{CPU} \cdot R = V_{GPX} - V_{LED} \dots (4)$$

$$R = \frac{V_{GPX} - V_{LED}}{I_{CPU}}$$

$$= \frac{3.3 - 1.2}{10 \times 10^{-3}} = 2.1 \times 10^2$$

$$= 210\Omega$$

Bring your Prototype Board for quick Demo.

(Target Board + Carrier Board)

with I/O Testing Ckt)


Oct. 20th (Wed)

Today's Topics: 1° GPIO Interface Design

On LTC/ARM11. 2° GPIO Implementation

On target platforms (Jetson NAND, Pie)

Note: Homework Discussion



CMPE 244
Homework CPU Architecture and Sample IDE

1. Use LPC1769 CPU datasheet as an example to create a CPU block diagram based on the discussion in the class, e.g.,
- 1.1. Find CPU or SOC (System on Chip) block diagram of you chosen platform (Jetson NANO, Nvidia Jetson Tx2, or Pi) and copy it into word document.
- 1.2. Identify the GPP port controller (general purpose port block, e.g., GPIO block) in the block diagram; ① pin Assignment ② Controller from Architecture
- 1.3. Find the target board connector diagram and place this diagram in your word document. Then choose 2 GPIO pins, one for output and one for input, for the coming GPIO hello-the-world assignment.

2. Install NXP MCU Expresso and import LPC1769 patch. You can find the LPC1769 patch download from here

<https://github.com/hualili/CMPE240-Adv-Microprocessors/blob/master/1769%20patch.zip>

Zip to be imported to the IDE.

Project Panel, Import Project into your IDE

The screenshot shows the NXP MCU Expresso IDE interface. The top menu bar includes File, Edit, Source, Refactor, Navigate, Search, Project, Config, Tools, and Help. The Project panel on the left lists several projects, with 'DrawLine <Debug>' highlighted in orange. Other projects listed include 1769 patch.zip_expanded, 1769template, CMSIS_CORE_LPC17xx, freertos_blinky, iperf_server, lpc_board_nxp_lpcxpresso_1769, lpc_chip_175x_6x, LPC1769_EINT_TIMER2016-4-19.zip_expanded, LPC1769_GPIO, lpcusbllib_KeyboardHost, lpcusbllib_MassStorageHost, lwip_tcpecho_freertos, lwip_tcpecho_sa, periph_adc, periph_blinky, and periph_bod. The code editor on the right displays a portion of the 'core_cm3.h' file, specifically the SSP1 initialization code:

```

216 ** Returned
217 **
218 ****
219 void SSP1Init(
220 {
221     uint8_t i,
222
223     /* Enable SSPI */
224     LPC_SC->PCI
225
226     /* Further */
227     LPC_SC->PCI
228     /* P0.6~0.1 */
229     LPC_PINCON
230     LPC_PINCON
231
232     //if !USE_C
233     LPC_PINCON
234     LPC_GPIO0-
235 //endif
236
237     /* Set DSS */
238     LPC_SSP1->
239

```

Import Sample project (.zip) into the IDE.

<https://github.com/hualili/CMPE240-Adv-Microprocessors>

Configuration of IDE to work with Class example on
GPIO Interface.

CmpE244

20

Note: this IDE will allow us to analyze special purpose registers and their init & config, as well as mapping CPU architecture to memory map, and then making the connection to IDE cross compiler.

Once IDE + LFC1719 patch Import is accomplished, then
a+b will be posted on Class github together
with New Homework Assignment.
Jumper

Note: Please Purchase wires, LEDs (2~5 PCS),
Resistors (10Ω ~ 100kΩ). Need them
for Next week Homework ("Hello, the world"
On your target platform).

Homework Due Oct 27th, Submission to
CANVAS.

1. Bring up the target platform.

e.g. Jetson NANO or Pi.

(Submission of a photo. Showing
System Setup and Screen of the
target platform;

2. photo of your GPIO Circuit

a. Input CKT: (S/W or Jumper

wire to allow input "0" or
"1")

b. Output CKT: ^{with} LED on.

3. Submission

3.1. photos in Z.

3.2. Source code + Binary
(Executable)

3.3 Readme file.

please zip them into One file,
Submit to SJSLU CANVAS.

↳ Import GPIO Simple project
↳ Analyze + Read (Code
Walk Through the GPIO
Code Handout)

Example: GPIO Implementation on
NANO.

Ref: Ref. Linux { NANO
Pi }



Page Discussion

RPi GPIO Code Samples

The Raspberry Pi GPIOs can be controlled using

Contents [t]

- 1 C
 - 1.1 Direct register access
 - 1.2 WiringPi
 - 1.3 sysfs**
 - 1.4 bcm2835 library
 - 1.5 pigpio
 - 1.6 I2C (local /dev/gpiochip I/F)
 - 1.7 rgpio (local & remote /dev/gpiochip I/F)

Ref2. from Nvidia Developer forum.

NVIDIA Jetson NANO Adaptation and Bring Up

This is the most
comprehensive
reference source

https://docs.nvidia.com/jetson/4/index.html#page/Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_andBringUp_nano.html&wpID0E0RR0HA

Nano Boards

Jetson Nano™ devices	Jetson Nano (P3448-0000) Developer kit version	Jetson Nano Developer Kit (P3450-0000) †; includes P3448-0000 module
	Jetson Nano (P3448-0002)	Jetson Nano 2GB Developer Kit (P3541-0000, P3541-0001); includes P3448-0003 module

Board Configuration and Developer Kits
Jetson Nano
Jetson Nano 2GB
Board Naming
Placeholders in the Porting Instructions
Root Filesystem Configuration
Pninux Changes

Step1. Down + Install Kernel Image (OS.)
Copy Kernel image to SD Card, then
Bring
Step2. Identify connector(s) which provide

CmpE244

21

GPIO pins to Build Interface.

However GPIO Mapping is different

NVIDIA Jetson Nano J41 Header Pinout

(2) General Guideline

<https://www.jetsonhacks.com/nvidia-jetson-nano-j41-header-pinout/>

Note: I²C and UART pins are connected to hardware and should not be reassigned. By default, all other pins (except power) are assigned as GPIO. Pins labeled with other functions are recommended functions if using a different device tree.

	GND	25	26	SPI_1_CS1	gpio20
	I ² C_1_SDA I ² C Bus 0	27	28	I ² C_1_SCL I ² C Bus 0	
gpio149	CAM_AF_EN	29	30	GND	
gpio200	GPIO_P20	31	32	LCD_BL_PWM	gpio168
gpio38	GPIO_PE6	33	34	GND	
gpio76	I ² S_4_LRCK	35	36	UART_2_CTS	gpio51
gpio12	SPI_2_MOSI	37	38	I ² S_4_SDIN	gpio77
	GND	39	40	I ² S_4_SDOUT	gpio78

Hardware Pin

Sysfs GPIO	Name	Pin	Pin	Name	Sysfs GPIO
3.3 VDC Power		1	2	5.0 VDC Power	
I ² C_2_SDA I ² C Bus 1	I ² C_2_SDA	3	4	5.0 VDC Power	
I ² C_2_SCL I ² C Bus 1	I ² C_2_SCL	5	6	GND	
	AUDIO_MCLK	7	8	UART_2_TX /dev/ttyTHS1	
	GND	9	10	UART_2_RX /dev/ttyTHS2	
	UART_2_RTS	11	12	I ² S_4_SCLK	gpio79
	SPI_2_SCK	13	14	GND	
	LCD_TE	15	16	SPI_2_CS1	gpio232
	3.3 VDC Power	17	18	SPI_2_CS0	gpio15
	SPI_1_MOSI	19	20	GND	
	SPI_1_MISO	21	22	SPI_2_MISO	gpio13
	SPI_1_SCK	23	24	SPI_1_CS0	gpio19
	GND	25	26	SPI_1_CS1	gpio20

(3) physical pin number
from your Target Board, Even Number on One Row,
Odd Number on the other.

Enumeration of the pin Numbers
Starts from 1

	GND	25	26	SPI_1_CS1	gpio20
	I ² C_1_SDA I ² C Bus 0	27	28	I ² C_1_SCL I ² C Bus 0	
gpio149	CAM_AF_EN	29	30	GND	
gpio200	GPIO_P20	31	32	LCD_BL_PWM	gpio168
gpio38	GPIO_PE6	33	34	GND	
gpio76	I ² S_4_LRCK	35	36	UART_2_CTS	gpio51

(4) Left Part (Col)

GPIO mapping. e.g. gpio149 → Physical pin 29

\$echo 79 > /sys/class/gpio/export

Connector Corresponds to gpio79?

Which pin on my

from the Pin Assignment Diagram
Pin 12 is mapped to gpio79.

Step 3 Build the Hardware Prototype.

Circuit. Make Sure a 2 GPIO pins selected, one for Input, one for

b Select the pins with Clear
mapping information, e.g. CPU gpio v.s.
physical pin connector.

Example: See Sample code below:

Build Connectivity Table.

	I2C_2_SDA I2C Bus 1	3	4	5.0 VDC Power
	I2C_2_SCL I2C Bus 1	5	6	GND
gpio216	AUDIO_MCLK	7	8	UART_2_TX /dev/ttyTHS1
	GND	9	10	UART_2_RX /dev/ttyTHS1
gpio50	UART_2_RTS	11	12	I2C_4_SCLK gpio79
gpio14	SPI_2_SCK	13	14	GND
gpio194	LCD_TE	15	16	SPI_2_CS1 gpio232

Sample Code Part.2

```

28 // #define PIN 24 /* P1-18 */
29 // #define PIN 78 /* P1-40 */ ① GPIO 78, physical pin 40
30 // #define PIN 78 /* P1-40 */ INPUT
31 // HL: 2021-10-4 commented out #define POUT 4 /* P1-07 */
32 #define POUT 79 /* HL 2021-10-4 for 40 pin connector pin-12 */
33

```

CPU	J41	Note
GPIO78	J41-40	line 30 / Input Conn. Topin 3P3V
GPIO79	J41-12	line 32 / Output Conn. LED+220Ω Resistor

Sample Code Part 1. (Header) I took pie code for NAND


```

harry-nano@harry-desktop-nano: ~/harry/cmpe244/gpio-source
1 ****
2 * blink.c
3 *
4 * Raspberry Pi GPIO example using sysfs interface.
5 * Guillermo A. Amaral B. <g@maral.me>
6 *
7 * This file blinks GPIO 4 (P1-07) while reading GPIO 24 (P1_18).
8 */
9 //https://elinux.org/RPi_GPIO_Code_Samples#sysfs
10 // HL: 2021-10-8
11 // build with:
12 // g++ -O1 -g -o mem gpiomem.cpp -Wall -std=gnu++17
13 // run with:
14 // sudo ./mem
15
16 #include <sys/stat.h>


```

Annotations:

- ①: Line 29, GPIO 78, physical pin 40
- ②: Line 30, INPUT
- ③: Line 7, P1-07 physical pin
- ④: Line 9, Ref. from HL.
- ⑤: Line 15, No Need.



Note: JumperWire employed.



Step 4. Software Implementation

Preliminary Testing. CLI (Command Line Instructions)

CMRE244

```
$echo 79 > /sys/class/gpio/export  
$ echo out > /sys/class/gpio/gpio79/direction  
$echo 1 > /sys/class/gpio/gpio79/value  
$echo 0 > /sys/class/gpio/gpio79/value  
$echo 79 /sys/class/gpio/unexport  
$cat /sys/kernel/debug/gpio
```

- ① Allocate option 79, used as a pair. (Export, 79/direction (c) unexport)
Define it as output, /value direction /value

Note: please memorize these cities for the future use.

Once quick CI Testing Done, go to C/C++ Implementation.

Example: Code Walk-Through

Name of the program grid-p.c to
Be changed.

- 1° Line 1 ~ 14. Program Header (make a template)
Always provide program header
(for the framework as well as)

Program Name:

Coded by :

Date & Version:

Status: (Debug, Release)

Copyright:

Note: an Compilation + Build
is instruction

b Reference Source, such as
github, URL etc.

Z line29-32 info: gpio mapping pins
Need Pin Assignment Diagram.
See P.P.T. (github) ... (... 14 ...)
→ P.P.T.

① Static Declaration of a function module

```
3 static int
4 GPIOExport(int pin)
5 {
6     #define BUFFER_MAX 3
7     char buffer[BUFFER_MAX];
8     ssize_t bytes_written;
9     int fd;
10
11     fd = open("/sys/class/gpio/export", O_WRONLY);
12     if (-1 == fd) {
13         fprintf(stderr, "Failed to open export for writing!\n");
14         return(-1);
15     }
16
17     bytes_written = snprintf(buffer, BUFFER_MAX, "%d", pin);
18     write(fd, buffer, bytes_written);
19     close(fd);
20
21     return (0);
22 }
```

Consider Kernel Space Programming.
Device Driver Development, Debugging,
Improvement.

1. O.S. Source Distribution

Target platform dependent
distribution.

Jetson NAND --- Nvidia

Developer Forum

Tie ... Manufacturer Related

Site to Download

Kernel Source Distribution.

ARM11 as a baseline reference
for Device Driver Development.

Tools for Device Driver Development

IDF + CPU Architecture + Special

Purpose Registers + T.S. modules
as Device Driver.

Example: Introduction to Kernel
Space programming.

In Particular, Device Drivers.

2. Toolchain

Cross-Compiler plus other
Packages Provided by the
Vendor for other functions,
such as Computer Vision, GPU
graphics, ML, AI, etc.

Example: Introduction to Kernel
Space programming.

Example: (1) make menuconfig, Kernel Configuration (2) On x86 Host, for Linux kernel
4.4.197

harry@workstation: ~/nvidia/src/public_sources/kernel/kernel-4.4

.config - Linux/x86 4.4.197 Kernel Configuration

Linux/x86 4.4.197 Kernel Configuration

Arrow keys navigate the menu. <Enter> selects submenus ---> (or empty submenus ----).
Highlighted letters are hotkeys. Pressing <Y> includes, <N> excludes, <M> modularizes
features. Press <Esc><Esc> to exit, <?> for Help, </> for Search. Legend: [*] built-in
[] excluded <M> module < > module capable

modify the
Kernel
Config Tool
By adding
→ 4

[*] 64-bit kernel
General setup --->
[*] Enable loadable module support --->
[*] Enable the block layer --->
Processor type and features --->
Power management and ACPI options --->
Bus options (PCI etc.) --->
Executable file formats / Emulations --->
[*] Networking support --->
Harry 2021-7-27 testing Device Drivers --->


Built-In: Becomes a part
of the bigger O.S. kernel
Image.

Module: Built as a
standalone module w/o
Compile & Build Entire O.S.

Discussion on Sensor Interface and P.I.D. Controller Design.

Sensor Interface :

- { X-Y-Z Acceleration Sensor
LSM303 ; for Robotics Applications, Such as ATVs, Autonomous Robot.
- Heart Beat/Rate Sensor,



LSM303

stepper motor

Fig. 2

In class, for Semester Long project



LSM303DLHC

Ultra compact high performance e-compass

3D accelerometer and 3D magnetometer module

Preliminary data

Features

- (1) ■ 3 magnetic field channels and 3 acceleration channels
- From ± 1.3 to ± 8.1 gauss magnetic field full-scale
- $\pm 2g/\pm 4g/\pm 8g/\pm 16g$ selectable full-scale
- 16 bit data output
- I²C serial interface

X-Y-Z
3 axis




Fig. 2

\Leftrightarrow Sensor: LSM303

\Rightarrow Activate stepper motor.

Note: In Fig. 1. User Space program,

P.I.D. Controller (Proportional,

Integral, Derivative) \rightarrow Device Driver

(Kernel Space)