MPEZ44 Fall 2023

August 21 (Monday)

Organizational Meeting.

1. The Greenshot" is posted on Note: Bring your Laptop Computer to the class.

https://github.com/hualili/CMPE244

## Course and Contact Information

Instructor: Harry Li, Ph.D. Professor, Computer Engineering De-

State University

Office Location: Engineering Building 267A

(408) 924-4060 (650) doo-1126 Telephone:

Email: hua.li@sjsu.edu

Class Days/Time: Mondays and Wednesdays, 4:30 pm – 5:45 pm, Aug

Office Hours: Mondays and Wednesdays, 3:00 pm – 4:00 pm

Classroom: Engineering Building Room 295

Prerequisites: CMPE 180A and CMPE 180D, classified standing, c

Artificial Intelligence or Computer Engineering or S-

majors only.

2. Emphasis on Posix O.S. LINUX Open Source O.S. & Device Privers
Trugramming and Development. Schability of Ventical Solution.

# Course Description

Experiments dealing with advanced embedded software programming concepts, interfacing techniques, hardware organization, and software development using embedded systems. Individual projects.

3. ( west tornat: In-Person.

Hands-ON Class. Prototype System

NUDA JOSON NAND. (JPU (128)

4 GB Version Tetrack

Option Z. BroadCom Pie3B+, Pie4.

mption3. RIX-V FPGA Dev. Board. Mas Limitted

LFC17tg, PCTOS. NXP DOV. FORUM. May Not Meet the Need for Dur Project

Selection Decision in I week

4. Text Book & References

Set I: Datasheet(5), CPU Datasheet, Developer Guide, Set I: NUDA Daveloper Forum, Set II: PPTS, Sample Gode, Handouts in the Class githoub.

#### Course Materials

Instructor's teaching materials and online resources.

- 1. Professor's git: https://github.com/hualili/CMPE244
- 2. Jetson NANO Jetpack download https://developer.nvidia.com/embedded/downloads

### Other Equipment / Material

- Hardware Equipment: You may choose any one of the following options. For detailed selection information, I will cover it in the introduction session of the class. Option 1. Nvidia Jetson NANO Board with minimum 2 GB RAM; or Option 2. Pie 3B+, or Pie 4; Option 3: Nvidia Jetson Tx2 developer kit; or Option 4: LPC1769 CPU Module:
   <a href="https://www.mouser.com/NXP-Semiconductors/Embedded-Solutions/Engineering-Tools/Embedded-Processor-Development-Kits/Development-Boards-Kits-ARM/\_/N-cxd2t?">https://www.mouser.com/NXP-Semiconductors/Embedded-Solutions/Engineering-Tools/Embedded-Processor-Development-Kits/Development-Boards-Kits-ARM/\_/N-cxd2t?</a>
   P=1z0jm4m&Keyword=LPC1769&FS=True&gclid=Cj0KCQjwqKuKBhCxARIsACf4XuHyN8WfqtQ24WGgtoMdKd6n-kl7c-YNz-r1hTcPt0ErdZN62jrMQmgaAtXZEALw\_wcB\_ or Option 5: Samsung ARM11 developer platform.
- 2. Linux Host Machine (Ubuntu 18.04).

2021F-114-handout-gpi... Add files via upload


2021F-114b-pwm-nano... Add files via upload


1. Somester ID


A & B

Whe: Tegarding the Selection of A & C

A Target Platform:








Note: The CPU Block Diagram for LPC1769 is a Sample for the Rest of the target platforms, e.g. Pie34; Sam's ARMII; NUTA JOSSON NANO

Notez:





MPEZYY F2023 Example: Connection to (Embedded) Software Architecture OpenCU IP Stack HAL "Char Hardware Devices! as tiles. GPP Abstraction Layer Embedded Sytware; Kernel V.S. Fig.1. Device Aniver - ARPS for - Phone Note: Data Size for 1080P Android Phone Image 012 7207 ZO CANVASISMP. Honesty Pledge August 28 (Monday) 30 Target platform - Mine upgrade Note: 10 Brief Description DN to Enable RTC By Adding ON-Board Battery the Scape of Semester-Long

Project.

F2023

Example: Continuation of the Introduction/ Subedded Software Architecture.





		•		7	
	August 30 (Wed)	trefix +	Root		
	Note: 1° CANVAS is MP.	Trefix 1 3 Letters	3 betters.		
	Honesty Pledge to Be Signed	GPX			
		P.C. F	The state of the s		
	By this Friday 11:59 pm.	(renx	12 7		
-	Z° Please Bring the target	Frefix Forthe multiple we have GPB	L GPPS,		
	platform to the Class. Next	Wehave			
	Midnesday.	<u> </u>	CON GPI GON	, etc.	
	30 (10) oblar Regularments In Zwe	ek Suppose We	. Want 47 us	ie GPV Fin	
٦	Wednesday. 30 (Written Requirements) in Zwe	5 as an 0	whent to th	an owloff	
_	Bringupyour turget platform	LED.		•	
	By Down Loading Kernel 0.5.	Design 2nd St	17 17		
-	Image to A milro-SD Card,				
	then boot the System.	CIPA	DAT		
-	then Screen Capture with your			יאי	nd
1	personal identifier, Submit it	<b></b>	Root	vo -	<u> </u>
	ON CANVAS.	r3		V3 1	
	40 Create A Chatlapt	Tá I			
	Account, Python interfine				
	/ .	GPOOT			
	to Chat GPT (3.5) API.	0×2009_C004		Pin5	
- */	imple: Continued.	7 (40 "\"	@ 15 to 010	tent bonical	_
<b>,</b> •	Naming Convention of the	, , , , , , , , , , , , , , , , , , ,	) .	VVII 33 ()	
	Control & Configuration Register.		itigh.		
	By John Henessy Golden Rules			• • •	
	(1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	<b>`</b>	JW.		
	Uniformity, 1, 3+3	#define	GPOCIN GPO DAT	<u>ښ</u>	
	1 segment of		GP9 DOTT	$\sim$	
	Lorthogonality Naming Conv	CN-1 MA			

galget - ARM - Corret

Porting .

Septb (Wed).

Note: 1º Target Board

Inspection:

Purpose: J4/ Connector

Ref: UNthegithub. 2021F-114~ Harry Li, Ph.D.

# **NVIDIA Jetson Nano J41 Header Pinout**

https://www.jetsonhacks.com/nvidia-jetson-nano-j41-header-pinout/


Note: I2C and UART pins are connected to hardware and should not be reassigned. By default, all other pins (except power) are assigned as GPIO. Pins labeled with other functions are recommended functions if using a different device tree.


1. take Pin 1 Vcc (3.3V) and Pin 39 GND to test out LED, make sure you can light up a LED with 220 Ohm resistor in series.



Sysfs GPIO	Name	Pin	Pin	Name	Sysfs GPIO
	3.3 VDC Power	0	2	5.0 VDC Power	
	12C_2_SDA 12C Bus 1	3	<u>0</u>	5.0 VDC Power	
	12C_2_SCL 12C Bus 1	(5)	6	GND	
gpio216	AUDIO_MCLK	0	8	UART_2_TX /dev/tty/THS1	
	GND	0	10	UART_2_RX //deutry/THS1	
gpio50	UART_2_RTS	0	12	I2S_4_SCLK	gpio79
gpio14	SPI_2_SCK	13	0	GND	
gpio194	LCD_TE	15	16	SPI_2_CS1	gpio232
	3.3 VDC Power	17	18	SPI_2_CS0	gpio15
gpio16	SPI_1_MOSI	19	8	GND	
gpio17	SPI_1_MISO	21	22	SPI_2_MISO	gpio13
gpio18	SPI_1_SCK	23	24	SPI_1_CS0	gpio19
	GND	23	26	SPI_1_CS1	gpio20

Note: 1 Power Pins NoteZ GPIO CTU Functionality JAI PINS 1 GNO: 6/9/25/39 apiona Vont 373 VOC/5VDC PIN/ PINZIY チート J41-40 9P1078 @5Ubc)





		+2023	19
GPI 717	20 Prins CPU Functional	Wote Note	Codef User Some Gode
J41.		Outent	Kemel some hode
J41-	40 gri078	Input	,
			Take a Reference Design from ARMII. Somsviva CPVI.
	Tava	jet Platform UAIVO Pie	Ref: Sample code has been
	The state of the s		a Paghad my thre got hope.
•		Steeper Motor Driver ~\$5-	\$8_
		IH TOT	harry@harry-laptop:/opt/FriendlyARM/min 2022s-104d-userSpace-gpio.c led led.c harry@harry-laptop:/opt/FriendlyARM/min
-	J41 11 01	P NEMAT	· \
John. In	rm Z-person Team for		ded-Systems- / 2022S / 2022S-104d-userSpace-gpio.
	Semester Long Project.	<b>hualili</b> Add fi	
Stoop	: Hondware Longer	Code Blame  1 #inclu	37 lines (30 loc) · 642 Bytes
	Several Actualins	2 #inclu 3 #inclu 4 #inclu 5 #inclu	<pre>de <stdlib.h> de <unistd.h> de <sys ioctl.h=""> de <sys types.h=""></sys></sys></unistd.h></stdlib.h></pre>
	Device Oniver Kernel	Spme 7 #inclu	de <sys stat.h=""></sys>
	Troless mome	moment	
	Webservar	1	
	V		
	Smoot Thoma AFPS.		
	Chut GPT 3.5 API+7	Zython Intergre	
	•	V	

Example: Sample Code for GPP Device Oriver