Embedded Saftware


CMDE244 Sept. 29 (Wed) f: 108: 10pm. 3. Integration & Development of 0.5. Kenel + Devik From Link to Be used for the Firer + Scusovo Actualing Eithire Semester HARRY LI, Office: Engr. Bilding Stepher motor Drive Sensors LSM303 2-mil: hua. Li@sjsn.edu. P.I.D Controller. Text messages ((50)400-1116. Farier Transform. Web Server (GUI) Grading Policy: Open (U, Uren Gr 1º Projects & Assignment 30% Introduction 2 mandatory Projects, 10/2 x2 = 20% 1. Davelgment Setup 1 Semester-lang Project 10% Bonid 2º miltem: 30% 3° Final: 40% Organization of the Course 1. QU Auchitecture Memory Map. tigl. C. T Sperial Purpose Registers for theirita config Wive Wapping Board of Feriphene Controller. Firmware a. Host PC Leptor, LINLX Development. (13 weeks) Ubuntu 18.04 7. Kernel (O.S) Source Distribution Virtual Box Installed, then install Linux on top of it. JOE Integrated Development Environment), to be able to b. Target Platform (To Be Optimite Kemelinage to be able determined) to modify existing Denice Inivers. C. Wire Wapping Board

townto your own Device Driver

(~3 weeks)

Target

Through Holes with metal coating



Target Platforms To Consider CPU Data sheet ___ CPU 1. NXP LPC17XX, 1769 Architectus well Documented Clock Rate: Zoontz-400mHz memory map well Documented RTOS But Not Unix D.S. No Linux Rich I lo Interne Ref: 1/2 20217-1076- ... Example: ScH of LPC176a. LPCXpresso "3+ 1"pin: SPIL Serial Peripheral Interface)

JUARTS TX Transmission / multiplexed

SPID/UARTS

SCL:

GPP (GPID: General Turpose Port I/D)

F 6 ADC (ATO - Analog to Digital Convension) IZC

	² 1	LPCX	presso	
J2-28 >	·	VOUT (+3.3\	out) if self e +3.3V input	Ī
J2-29 > —		not used		Ī
J2-30) —		not used		<u> </u>
J2-31 > —		not used		
J2-32 >	ETH_RXN	RD-		1 RxH, RxP; TxH, TxP
J2-33 >	ETH_RXP	RD+		Ethernet
J2-34 >	FTH_TXN	TD-		1 / FINGUMEN
J2-35 >	ETH_TXP	TD+]_/
J2-36 >	USB-DM	USB-D-		LUSB
J2-37)	USB-DP	USB-D+		t usb
J2-38 >	P0 4	P0.4	CAN_RX2	The CAN-B.
J2-39 >	P0.5	P0.5	CAN_TX2	J CAN-Bus
J2-40 >	P0.10	P0.10	TXD2/SDA2) UARTZ/I2C
J2-41 >	P0 11	P0.11	RXD2/SCL2	MAIST C/ IZC
J2-42 >	P2.0	P2.0	PWM1.1	7 9
J2-43 >	P2 1	P2.1	PWM1.2	1 1 5 424
J2-44 >	P2.2	P2.2	PWM1.3	LPOrts PWM
J2-45 >	P2 3	P2.3	PWM1.4	† [
J2-46 >	P2.4	P2.4	PWM1.5	†-
J2-47 3	P2.5	P2.5	PWM1.6	Υ
J2-48 >	P2 6	P2.6		Ť
J2-49 >	P2.7	P2.7		1
J2-50 >	P2 8	P2.8		
J2-51 >	P2.10-ISP_EN	P2.10		1
7 J2-52 >	P2 11	P2.11		1
13/2-53	P2.12	P2.12		1
19/2-54	GND	GND		1

Option Target platform: CFPGA. Fulno Electronics.

FPGA Igluoz: RISGV.

Superset of ARM Architecture

IP Core: Open Source. Supports 1205 Limitations: No Unix/Linux O.S.

Smiller tate Canits, - cless

Compositional Compubility.

Fie. Broad Com BOM

(, mbE3AA Features: Support Linux Mbunta. Provides Machine/Computer Vision Capubility; OpenCV. YoLo (You only Liok Once) Deep Learning, NO AOC Pie-3 Version B GPIO Pins https://www.jameco.com/Jameco/workshop/circuitnotes/raspberry-pi-circuit-SV Promer Ground GP1014 UARTE_TX GP1015 GP1023 GP1023 GP1023 GP1024 GP1025 GP1026 GP1026 GP1026 GP1026 GP1026 GP1026 GP1016 GP1022
SP1022
SP1023
SP1023
SP1023
SP1026
SP1023
SP1026 Plus: CPU Datusheet CPU Architecture Device peripheral controllers, Gr.E. (gruphics Development. Empire) Option: ARM-11 Samsing. CAN: 53C6410X

CAU Datasheet: Architecture Block Dingram _ well Document

GON Soontto memory myp, well Designed, documented Support Linux, Well Document/Sample code for Driver Development State of the - Art Feature: Graphics thousand Engine___ GPU LPCITXX, NO; FPGA RISC V, NO; BCM-Pie G.E. Yes ARM-11. Video Codec, Marginal Option: NVDA - Jetson TX2 6 Cars + 256 GPU in a Single Package

CMPE244 Signup as a developer at nxp website Supports Linux/Wounty, I/O Interface is limited; (LPCITXX than the Best I/O I/F Supert): ~57W Der. Kit. Well Documented www.nxp.com MCU Xpresso Datusheet.


Detson

Option: NVDA NAND. Uhuntu Linux

Support.


Multiple Crust 128 GPU Oct b (Thursday). TUPIS: 1° Arch: Fertural Asperts up Detrished __ Not As Detriled Exhedded System for as other platform) Settwee Implementation Developer Journ is very Active Datishvet + Bourd Sch. + and it gives a good references. Special Ruponse Tegister + I.at (Complex and Homework: 1 Form 2-4 person team Flightoul) By Next week; Example: LPC1769 ARM Contex M3 20 Chouse Tanget Hatform C+40 mohert 30 Bring Wire Wrapping Bourd Simpler Available Phototype Board to the Class (1) NXP LTC 1769 Breline 3) SamSung ARMII Datusheet for show of Tell j CPU Block Dingram 40 Sign up @ Widia nebsite memon mup as a developer - Kernel Sperial Purpose Register Jource Distribution NXP, MCU
L Jetpack Xpresso
WWW.NXP. Com Tol Chain Soffware Design, Imlanentation

CmpE244



		δ	
	Memory mup:	SPRs: Those Registers to	
	RISC: Reduced Instruction Set	fullfill special functions,	
•	Architecture		
	1979 David Patterson	Such as init & config. for	
	1982 John Hennesy	Peripherial Controllers.	
	r un; formty	3. Memory map	
	> Regularity		
	Chhogonally	a. Byte Addressable machine	
2.	32 3H RISC Architecture	The Smalles Memory Cell	
	Data Bus: 30 bit, Bi-directional	with an unique Address is	
	DAM DIS COOT, 21 - NoLL'I	a Single Byte Byte	
	D[m:n] Vector Notation		
	most Significant Bit Deast	Addressable Muchine".	
	most Significant Bit Deast D[31:0] Significant Bit	Question: What is the	
	Endian "Little Endian"	max Address for the memory Map of a given Coll 7	
A ddve	ss Bus: 326t, Uni-Directional	Map of a given Coll ?	
, (01)	ALU (Arithmetic/Logic Uvit) 52 bits	Sinle 32 - Addr.	
	ALM (HAMMONIC) COMPLIANT) 37 P. 12	Bit Bus Architecture 32bits	
	Register File: 32 bit		
	J General Purpose Registers: 32 hi	t	
	GPRs	7 = 2,5,5,5,5	
	Special Purpose Registers: 321	911	
	SPRs	Z10 /K	
		720 Kx K = Me	4
	GPPR: Those that can purticipate		_
	Any meaningful Arithmet Logic Operations.	1/21 (m/A) 1/21	
	Logic Uperations,	4 GByte (Byte Addressable)	

Question: Which 3 bits? Z=46B Addv. [31:4] men, mup 03/03/024 ··· 020/00 Add,[3]:29] = a3/a3029 Question: Find the Stanting Address of Each memory Bank? Fig.3 <u>∑</u>i: 0x00000000 System Power-Np Address: The Address when CPU is Forward aziazoaza; az8 location to fetch the 1st instruction 0 X 0 000_0000 00,0 BANKO 0 0 1 0 0 0X2000-0000 Bankl 0000_000D X D to execute. Bank2 BANKS: A Block of memory. BankT Divid memory Mapinto 8 Datisheet, PP.14 from NXP LTC1769 Equal Banks. Munoy map, SSPP as an example. ISTBANK: BANKU ZndBank: BANKU then, starting Adda. for Memory Starting Modernes SSPO: 8th BANK: BANKT. 0×408_8000 Question: How many Address 13HS Questial: How much memory does sopt need? Do we need to define each memory tank? 3 bits



Control Register: In: +2 Config.	(
Control Register: In: +2 Config. Data Register: Data 10	
$(\mathcal{F}_{\mathcal{U}} \wedge \mathcal{F}_{\mathcal{U}} \wedge \mathcal{F}_{\mathcal{U}})$	
Pull up Down: Electrical Charm	teristic
of the Controller	
4. Naming Convention of Special Propose Registers.	(-
Rayner Registers.	S3C641
A Day Balia Namina	Por
Letis Design Define Naming	GP.
Convention.	GP
tollow RISC Design Guidelines	GP
	GP
Prelix + Trant + Prostswipt	GP
Prefix + Root + Postscript	GP
1	GP
3 Letters 3 letters	GP
	GF
O 1 Tamber: GR. Cal	GP
Control Tegister: GPX CON	GP
GPx: General Purpose Port x	GP
	GP
meaning we have more than the yeneral Purpose	GP
than the weneral Purpose	GP
_ \	GP
Ports.	GP

HC	19,1	J •	
Sam,	ung Arem 11:		
17 GIPPS.	O .		
3C6410 includes 197multi-functional input/o_			
PortName	Number of Pins.		
GPA port	8	UAI	
GPB port	7	UAI	
GPC port	8	SPI	
GPD port	5	PCI	
GPE port	5	PCI	
GPF port	16	CAI	
GPG port	7	SDI	
GPH port	10	SDI	
GPI port	16	LCI	
GPJ port	12	LCI	
GPK port	16	Hos	
GPL port	15	Hos	
GPM port	6	Hos	
GPN port	16	EIN	
GPO port	16	Мен	
GPP port	15	Меі	
GPQ port	9	Mei	

C. Typical Number of

L7C1769 P4, P1, P2, P3.

GTPP:

	Fi45.	19t pm
\bigcirc	, 363,	Figh.
Negative	LPCXpresso	Dual row to b Theoretically pins can
"Autive Low"	GND VIN (4.5-5.5V)	EXT_VIN (J2-2) We as many as 32
المما	VB (battery supply)	VBAT € J2-3
0-20	P0.9 MOSI1	
Resul	P0.8 MISO1	P0.8 (J2-6
	P0.7 SCK1 P0.6 SSEL1	P0.7 (J2-7 \(\frac{1}{3}\)\\ P0.6 (J2-8)

C. GPX DAT Fing:

R 1

Post

GPXDAT[9]

d. Thysical connector pinto GPXDAT[a] is given from

Sch Design. Example, LACITED

Ph.9 -> Jz-5 (Connector Jz,

e. GRX PUD (Pull-up Down) SPR.

f. Question: How many can we have control functions for a Single Control Tregister ?

Honowork: Down Load Image And Bring up your Target