```
* @file LPC17xx.h
* @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File for
      NXP LPC17xx Device Series
* @version: V1.09
* @date: 17. March 2010
* @note
* Copyright (C) 2009 ARM Limited. All rights reserved.
* @par
* ARM Limited (ARM) is supplying this software for use with Cortex-M
* processor based microcontrollers. This file can be freely distributed
* within development tools that are supporting such ARM based processors.
* @par
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS,
IMPLIED
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS
SOFTWARE.
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
*************************************
#ifndef __LPC17xx_H__
#define LPC17xx H
/*
* ------ Interrupt Number Definition
*/
typedef enum IRQn
/***** Cortex-M3 Processor Exceptions Numbers
NonMaskableInt_IRQn
                    = -14, /*!< 2 Non Maskable Interrupt
MemoryManagement_IRQn = -12, /*!< 4 Cortex-M3 Memory Management Interrupt
                                                                        */
BusFault_IRQn = -11, /*! < 5 Cortex-M3 Bus Fault Interrupt
UsageFault_IRQn
                = -10, /*!< 6 Cortex-M3 Usage Fault Interrupt
SVCall_IRQn
                   = -5, /*!< 11 Cortex-M3 SV Call Interrupt
```

```
PendSV IRQn
                         = -2,
                                 /*!< 14 Cortex-M3 Pend SV Interrupt
                                                                              */
                                                                              */
 SysTick_IRQn
                        = -1.
                                /*!< 15 Cortex-M3 System Tick Interrupt
/***** LPC17xx Specific Interrupt Numbers
***********************
                                /*!< Watchdog Timer Interrupt
WDT IRQn
                        = 0.
TIMER0_IRQn
                                 /*!< Timer0 Interrupt
                                                                       */
                          = 1,
TIMER1 IRQn
                                 /*!< Timer1 Interrupt
                          = 2.
                                                                       */
TIMER2 IRQn
                          = 3.
                                 /*!< Timer2 Interrupt
                                                                       */
TIMER3_IRQn
                         = 4,
                                 /*!< Timer3 Interrupt
                                                                       */
UARTO IRQn
                         = 5.
                                 /*!< UART0 Interrupt
UART1_IRQn
                         = 6.
                                 /*!< UART1 Interrupt
                                                                        */
                                                                        */
UART2 IRQn
                         = 7.
                                 /*!< UART2 Interrupt
                                                                        */
UART3_IRQn
                         = 8.
                                 /*!< UART3 Interrupt
                         = 9.
                                                                        */
PWM1 IRQn
                                 /*!< PWM1 Interrupt
I2C0_IRQn
                       = 10.
                               /*!< I2C0 Interrupt
I2C1_IRQn
                       = 11,
                               /*!< I2C1 Interrupt
I2C2 IRQn
                       = 12,
                               /*!< I2C2 Interrupt
 SPI IRQn
                      = 13.
                               /*!< SPI Interrupt
                                                                     */
 SSP0_IRQn
                       = 14,
                                /*!< SSP0 Interrupt
                                                                     */
 SSP1 IRQn
                       = 15.
                                /*!< SSP1 Interrupt
PLL0_IRQn
                        = 16,
                                /*!< PLL0 Lock (Main PLL) Interrupt
RTC IRQn
                       = 17.
                                /*!< Real Time Clock Interrupt
                                                                          */
EINT0_IRQn
                        = 18,
                                /*!< External Interrupt 0 Interrupt
                                                                          */
EINT1 IROn
                        = 19.
                                /*!< External Interrupt 1 Interrupt
                                                                          */
EINT2_IRQn
                        = 20.
                                 /*!< External Interrupt 2 Interrupt
                                                                          */
                                                                          */
EINT3_IRQn
                        = 21,
                                /*!< External Interrupt 3 Interrupt
ADC IRQn
                        = 22,
                                /*!< A/D Converter Interrupt
BOD_IRQn
                        = 23,
                                /*!< Brown-Out Detect Interrupt
                       = 24,
                                /*!< USB Interrupt
USB_IRQn
                        = 25.
                                /*!< CAN Interrupt
CAN IRQn
DMA_IRQn
                        = 26,
                                 /*!< General Purpose DMA Interrupt
                               /*!< I2S Interrupt
I2S IRQn
                      = 27.
ENET_IRQn
                                 /*!< Ethernet Interrupt
                        = 28,
RIT_IRQn
                       = 29.
                               /*!< Repetitive Interrupt Timer Interrupt
                                   /*!< Motor Control PWM Interrupt
MCPWM_IRQn
                           = 30.
                               /*!< Quadrature Encoder Interface Interrupt
QEI_IRQn
                       = 31,
                                /*!< PLL1 Lock (USB PLL) Interrupt
PLL1_IRQn
                        = 32,
USBActivity_IRQn
                          = 33.
                                   /* USB Activity interrupt
                           = 34,
                                   /* CAN Activity interrupt
 CANActivity_IRQn
} IRQn_Type;
/*
  ----- Processor and Core Peripheral Section -----
```

/*!< 12 Cortex-M3 Debug Monitor Interrupt

*/

DebugMonitor_IRQn

= -4.

```
*/
/* Configuration of the Cortex-M3 Processor and Core Peripherals */
#define MPU PRESENT
                           1
                                /*!< MPU present or not
#define __NVIC_PRIO_BITS
                                /*!< Number of Bits used for Priority Levels
                                                                        */
                                /*!< Set to 1 if different SysTick Config is used
#define ___Vendor_SysTickConfig 0
                            /* Cortex-M3 processor and core peripherals
                                                                   */
#include "core cm3.h"
                               /* System Header
#include "system_LPC17xx.h"
Device Specific Peripheral registers structures
/********************************
#if defined ( __CC_ARM )
#pragma anon_unions
#endif
/*-----*/
typedef struct
__IO uint32_t FLASHCFG;
                             /* Flash Accelerator Module
   uint32_t RESERVED0[31];
  IO uint32 t PLL0CON;
                            /* Clocking and Power Control
                                                        */
__IO uint32_t PLL0CFG;
__I uint32_t PLL0STAT;
 O uint32 t PLL0FEED;
   uint32_t RESERVED1[4];
__IO uint32_t PLL1CON;
__IO uint32_t PLL1CFG;
 __I uint32_t PLL1STAT;
__O uint32_t PLL1FEED;
   uint32_t RESERVED2[4];
 _IO uint32_t PCON;
 __IO uint32_t PCONP;
   uint32_t RESERVED3[15];
 IO uint32 t CCLKCFG;
__IO uint32_t USBCLKCFG;
__IO uint32_t CLKSRCSEL;
  _IO uint32_t
                CANSLEEPCLR;
 __IO uint32_t
                CANWAKEFLAGS;
   uint32 t RESERVED4[10];
 _IO uint32_t EXTINT;
                           /* External Interrupts
                                                   */
   uint32 t RESERVED5;
```

```
_IO uint32_t EXTMODE;
  IO uint32 t EXTPOLAR;
   uint32_t RESERVED6[12];
                          /* Reset
                                               */
 IO uint32 t RSID;
   uint32_t RESERVED7[7];
                          /* Syscon Miscellaneous Registers
  _IO uint32_t SCS;
__IO uint32_t IRCTRIM;
                            /* Clock Dividers
  _IO uint32_t PCLKSEL0;
__IO uint32_t PCLKSEL1;
   uint32 t RESERVED8[4];
  _IO uint32_t USBIntSt;
                           /* USB Device/OTG Interrupt Register */
  IO uint32 t DMAREQSEL;
  _IO uint32_t CLKOUTCFG;
                               /* Clock Output Configuration
} LPC_SC_TypeDef;
typedef struct
  _IO uint32_t PINSEL0;
  IO uint32 t PINSEL1;
  _IO uint32_t PINSEL2;
IO uint32 t PINSEL3;
__IO uint32_t PINSEL4;
  IO uint32 t PINSEL5;
 __IO uint32_t PINSEL6;
  _IO uint32_t PINSEL7;
__IO uint32_t PINSEL8;
 __IO uint32_t PINSEL9;
  IO uint32 t PINSEL10;
   uint32_t RESERVED0[5];
 _IO uint32_t PINMODE0;
  _IO uint32_t PINMODE1;
 __IO uint32_t PINMODE2;
__IO uint32_t PINMODE3;
__IO uint32_t PINMODE4;
  _IO uint32_t PINMODE5;
  _IO uint32_t PINMODE6;
 __IO uint32_t PINMODE7;
  _IO uint32_t PINMODE8;
__IO uint32_t PINMODE9;
__IO uint32_t PINMODE_OD0;
 IO uint32 t PINMODE OD1;
__IO uint32_t PINMODE_OD2;
__IO uint32_t PINMODE_OD3;
  _IO uint32_t PINMODE_OD4;
  _IO uint32_t I2CPADCFG;
} LPC PINCON TypeDef;
```

```
typedef struct
 union {
  __IO uint32_t FIODIR;
  struct {
   __IO uint16_t FIODIRL;
   __IO uint16_t FIODIRH;
  };
  struct {
   __IO uint8_t FIODIR0;
   __IO uint8_t FIODIR1;
    IO uint8 t FIODIR2;
    __IO uint8_t FIODIR3;
  };
 };
 uint32_t RESERVED0[3];
 union {
  __IO uint32_t FIOMASK;
  struct {
   __IO uint16_t FIOMASKL;
   __IO uint16_t FIOMASKH;
  };
  struct {
   __IO uint8_t FIOMASK0;
   __IO uint8_t FIOMASK1;
   __IO uint8_t FIOMASK2;
   __IO uint8_t FIOMASK3;
  };
 };
 union {
  __IO uint32_t FIOPIN;
  struct {
   __IO uint16_t FIOPINL;
   __IO uint16_t FIOPINH;
  };
  struct {
   __IO uint8_t FIOPIN0;
   __IO uint8_t FIOPIN1;
   __IO uint8_t FIOPIN2;
   __IO uint8_t FIOPIN3;
  };
 };
 union {
  __IO uint32_t FIOSET;
  struct {
   __IO uint16_t FIOSETL;
   IO uint16 t FIOSETH;
  };
  struct {
```

```
__IO uint8_t FIOSET0;
    IO uint8 t FIOSET1;
    _IO uint8_t FIOSET2;
   __IO uint8_t FIOSET3;
  };
 };
 union {
  __O uint32_t FIOCLR;
  struct {
   __O uint16_t FIOCLRL;
   __O uint16_t FIOCLRH;
  };
  struct {
   __O uint8_t FIOCLR0;
   __O uint8_t FIOCLR1;
    _O uint8_t FIOCLR2;
   __O uint8_t FIOCLR3;
  };
};
} LPC_GPIO_TypeDef;
typedef struct
__I uint32_t IntStatus;
 __I uint32_t IO0IntStatR;
__I uint32_t IO0IntStatF;
_O uint32_t IO0IntClr;
__IO uint32_t IO0IntEnR;
  _IO uint32_t IO0IntEnF;
   uint32_t RESERVED0[3];
__I uint32_t IO2IntStatR;
__I uint32_t IO2IntStatF;
_O uint32_t IO2IntClr;
__IO uint32_t IO2IntEnR;
  _IO uint32_t IO2IntEnF;
} LPC_GPIOINT_TypeDef;
/*-----*/
typedef struct
__IO uint32_t IR;
 __IO uint32_t TCR;
__IO uint32_t TC;
__IO uint32_t PR;
__IO uint32_t PC;
__IO uint32_t MCR;
 IO uint32 t MR0;
 __IO uint32_t MR1;
 __IO uint32_t MR2;
```

```
__IO uint32_t MR3;
 __IO uint32_t CCR;
 __I uint32_t CR0;
__I uint32_t CR1;
   uint32_t RESERVED0[2];
 __IO uint32_t EMR;
   uint32_t RESERVED1[12];
  _IO uint32_t CTCR;
} LPC_TIM_TypeDef;
/*----- Pulse-Width Modulation (PWM) ------
typedef struct
  _IO uint32_t IR;
__IO uint32_t TCR;
  _IO uint32_t TC;
__IO uint32_t PR;
__IO uint32_t PC;
 __IO uint32_t MCR;
__IO uint32_t MR0;
__IO uint32_t MR1;
__IO uint32_t MR2;
__IO uint32_t MR3;
__IO uint32_t CCR;
__I uint32_t CR0;
__I uint32_t CR1;
__I uint32_t CR2;
__I uint32_t CR3;
   uint32_t RESERVED0;
__IO uint32_t MR4;
__IO uint32_t MR5;
__IO uint32_t MR6;
__IO uint32_t PCR;
__IO uint32_t LER;
   uint32_t RESERVED1[7];
  _IO uint32_t CTCR;
} LPC_PWM_TypeDef;
/*-----*/
Universal Asynchronous Receiver Transmitter (UART) -----*/
typedef struct
union {
__I uint8_t RBR;
_O uint8_t THR;
 __IO uint8_t DLL;
   uint32_t RESERVED0;
 };
union {
 __IO uint8_t DLM;
```

```
__IO uint32_t IER;
 };
union {
 __I uint32_t IIR;
 _O uint8_t FCR;
 };
 __IO uint8_t LCR;
   uint8_t RESERVED1[7];
 __I uint8_t LSR;
   uint8_t RESERVED2[7];
 __IO uint8_t SCR;
    uint8_t RESERVED3[3];
  _IO uint32_t ACR;
 __IO uint8_t ICR;
   uint8_t RESERVED4[3];
  _IO uint8_t FDR;
   uint8_t RESERVED5[7];
 __IO uint8_t TER;
   uint8_t RESERVED6[39];
   IO uint32 t FIFOLVL;
} LPC_UART_TypeDef;
typedef struct
 union {
 __I uint8_t RBR;
 _O uint8_t THR;
 __IO uint8_t DLL;
    uint32_t RESERVED0;
 };
union {
 __IO uint8_t DLM;
 __IO uint32_t IER;
 };
union {
 __I uint32_t IIR;
 __O uint8_t FCR;
 };
 __IO uint8_t LCR;
   uint8_t RESERVED1[7];
__I uint8_t LSR;
    uint8_t RESERVED2[7];
 __IO uint8_t SCR;
   uint8_t RESERVED3[3];
 __IO uint32_t ACR;
 __IO uint8_t ICR;
   uint8 t RESERVED4[3];
 __IO uint8_t FDR;
    uint8_t RESERVED5[7];
```

```
__IO uint8_t TER;
   uint8 t RESERVED6[39];
  _IO uint32_t FIFOLVL;
} LPC_UART0_TypeDef;
typedef struct
union {
__I uint8_t RBR;
 _O uint8_t THR;
 __IO uint8_t DLL;
   uint32 t RESERVED0;
 };
union {
__IO uint8_t DLM;
 __IO uint32_t IER;
};
union {
__I uint32_t IIR;
 _O uint8_t FCR;
};
__IO uint8_t LCR;
   uint8_t RESERVED1[3];
 IO uint8 t MCR;
   uint8_t RESERVED2[3];
 __I uint8_t LSR;
   uint8_t RESERVED3[3];
__I uint8_t MSR;
   uint8_t RESERVED4[3];
 __IO uint8_t SCR;
   uint8_t RESERVED5[3];
 __IO uint32_t ACR;
   uint32_t RESERVED6;
__IO uint32_t FDR;
   uint32_t RESERVED7;
 __IO uint8_t TER;
   uint8_t RESERVED8[27];
 __IO uint8_t RS485CTRL;
   uint8_t RESERVED9[3];
  _IO uint8_t ADRMATCH;
   uint8_t RESERVED10[3];
  _IO uint8_t RS485DLY;
   uint8_t RESERVED11[3];
  _IO uint32_t FIFOLVL;
} LPC_UART1_TypeDef;
/*-----*/
typedef struct
```

```
__IO uint32_t SPCR;
__I uint32_t SPSR;
 __IO uint32_t SPCCR;
   uint32_t RESERVED0[3];
  _IO uint32_t SPINT;
} LPC_SPI_TypeDef;
/*-----*/
Synchronous Serial Communication (SSP) -----*/
typedef struct
 _IO uint32_t CR0;
  _IO uint32_t CR1;
__IO uint32_t DR;
__I uint32_t SR;
 _IO uint32_t CPSR;
__IO uint32_t IMSC;
__IO uint32_t RIS;
__IO uint32_t MIS;
__IO uint32_t ICR;
  _IO uint32_t DMACR;
} LPC_SSP_TypeDef;
/*-----*/
Inter-Integrated Circuit (I2C) -----*/
typedef struct
__IO uint32_t I2CONSET;
__I uint32_t I2STAT;
  _IO uint32_t I2DAT;
__IO uint32_t I2ADR0;
__IO uint32_t I2SCLH;
__IO uint32_t I2SCLL;
_O uint32_t I2CONCLR;
__IO uint32_t MMCTRL;
__IO uint32_t I2ADR1;
__IO uint32_t I2ADR2;
__IO uint32_t I2ADR3;
__I uint32_t I2DATA_BUFFER;
 __IO uint32_t I2MASK0;
__IO uint32_t I2MASK1;
__IO uint32_t I2MASK2;
  } LPC_I2C_TypeDef;
/*-----*/
typedef struct
__IO uint32_t I2SDAO;
 __IO uint32_t I2SDAI;
```

```
_O uint32_t I2STXFIFO;
I uint32 t I2SRXFIFO;
 __IO uint32_t I2SDMA1;
__IO uint32_t I2SDMA2;
__IO uint32_t I2SIRQ;
__IO uint32_t I2STXRATE;
__IO uint32_t I2SRXRATE;
__IO uint32_t I2STXBITRATE;
  IO uint32 t I2SRXBITRATE;
 _IO uint32_t I2STXMODE;
  IO uint32 t I2SRXMODE;
} LPC_I2S_TypeDef;
/*-----*/
Repetitive Interrupt Timer (RIT) -----*/
typedef struct
  _IO uint32_t RICOMPVAL;
  _IO uint32_t RIMASK;
 __IO uint8_t RICTRL;
   uint8_t RESERVED0[3];
  IO uint32 t RICOUNTER;
} LPC_RIT_TypeDef;
/*-----*/
typedef struct
{
__IO uint8_t ILR;
   uint8_t RESERVED0[7];
__IO uint8_t CCR;
   uint8_t RESERVED1[3];
__IO uint8_t CIIR;
   uint8_t RESERVED2[3];
__IO uint8_t AMR;
   uint8_t RESERVED3[3];
__I uint32_t CTIME0;
__I uint32_t CTIME1;
__I uint32_t CTIME2;
 _IO uint8_t SEC;
   uint8_t RESERVED4[3];
__IO uint8_t MIN;
   uint8 t RESERVED5[3];
__IO uint8_t HOUR;
   uint8_t RESERVED6[3];
 __IO uint8_t DOM;
   uint8_t RESERVED7[3];
  IO uint8 t DOW;
   uint8_t RESERVED8[3];
  IO uint16 t DOY;
```

```
uint16_t RESERVED9;
  IO uint8 t MONTH;
   uint8_t RESERVED10[3];
 IO uint16 t YEAR;
   uint16_t RESERVED11;
 _IO uint32_t CALIBRATION;
__IO uint32_t GPREG0;
__IO uint32_t GPREG1;
__IO uint32_t GPREG2;
 _IO uint32_t GPREG3;
 __IO uint32_t GPREG4;
 IO uint8 t RTC AUXEN;
  uint8_t RESERVED12[3];
 IO uint8 t RTC AUX;
  uint8_t RESERVED13[3];
  IO uint8 t ALSEC;
   uint8_t RESERVED14[3];
__IO uint8_t ALMIN;
   uint8_t RESERVED15[3];
 IO uint8 t ALHOUR;
   uint8_t RESERVED16[3];
__IO uint8_t ALDOM;
  uint8_t RESERVED17[3];
 IO uint8 t ALDOW;
   uint8_t RESERVED18[3];
 _IO uint16_t ALDOY;
   uint16_t RESERVED19;
__IO uint8_t ALMON;
   uint8_t RESERVED20[3];
 __IO uint16_t ALYEAR;
   uint16_t RESERVED21;
} LPC_RTC_TypeDef;
typedef struct
  _IO uint8_t WDMOD;
   uint8_t RESERVED0[3];
 _IO uint32_t WDTC;
__O uint8_t WDFEED;
   uint8_t RESERVED1[3];
I uint32 t WDTV;
 _IO uint32_t WDCLKSEL;
} LPC_WDT_TypeDef;
/*-----*/
typedef struct
  IO uint32 t ADCR;
```

```
_IO uint32_t ADGDR;
   uint32 t RESERVED0;
__IO uint32_t ADINTEN;
__I uint32_t ADDR0;
__I uint32_t ADDR1;
__I uint32_t ADDR2;
__I uint32_t ADDR3;
__I uint32_t ADDR4;
I uint32 t ADDR5;
__I uint32_t ADDR6;
__I uint32_t ADDR7;
__I uint32_t ADSTAT;
 _IO uint32_t ADTRM;
} LPC_ADC_TypeDef;
typedef struct
__IO uint32_t DACR;
  IO uint32 t DACCTRL;
  _IO uint16_t DACCNTVAL;
} LPC_DAC_TypeDef;
/*-----*/ Motor Control Pulse-Width Modulation (MCPWM)
typedef struct
__I uint32_t MCCON;
_O uint32_t MCCON_SET;
 _O uint32_t MCCON_CLR;
__I uint32_t MCCAPCON;
_O uint32_t MCCAPCON_SET;
__O uint32_t MCCAPCON_CLR;
__IO uint32_t MCTIM0;
__IO uint32_t MCTIM1;
__IO uint32_t MCTIM2;
__IO uint32_t MCPER0;
__IO uint32_t MCPER1;
__IO uint32_t MCPER2;
__IO uint32_t MCPW0;
__IO uint32_t MCPW1;
__IO uint32_t MCPW2;
__IO uint32_t MCDEADTIME;
__IO uint32_t MCCCP;
__IO uint32_t MCCR0;
__IO uint32_t MCCR1;
__IO uint32_t MCCR2;
__I uint32_t MCINTEN;
__O uint32_t MCINTEN_SET;
 O uint32 t MCINTEN CLR;
```

```
__I uint32_t MCCNTCON;
O uint32 t MCCNTCON SET;
_O uint32_t MCCNTCON_CLR;
__I uint32_t MCINTFLAG;
__O uint32_t MCINTFLAG_SET;
_O uint32_t MCINTFLAG_CLR;
 _O uint32_t MCCAP_CLR;
} LPC_MCPWM_TypeDef;
/*-----*/ Quadrature Encoder Interface (QEI) -----*/
typedef struct
{
_O uint32_t QEICON;
__I uint32_t QEISTAT;
__IO uint32_t QEICONF;
__I uint32_t QEIPOS;
__IO uint32_t QEIMAXPOS;
__IO uint32_t CMPOS0;
__IO uint32_t CMPOS1;
__IO uint32_t CMPOS2;
__I uint32_t INXCNT;
IO uint32 t INXCMP;
__IO uint32_t QEILOAD;
__I uint32_t QEITIME;
__I uint32_t QEIVEL;
__I uint32_t QEICAP;
__IO uint32_t VELCOMP;
__IO uint32_t FILTER;
   uint32_t RESERVED0[998];
_O uint32_t QEIIEC;
__O uint32_t QEIIES;
__I uint32_t QEIINTSTAT;
__I uint32_t QEIIE;
__O uint32_t QEICLR;
  O uint32_t QEISET;
} LPC_QEI_TypeDef;
/*-----*/
typedef struct
  _IO uint32_t mask[512];
                            /* ID Masks
                                                    */
} LPC CANAF RAM TypeDef;
typedef struct
                       /* Acceptance Filter Registers
                                                   */
  _IO uint32_t AFMR;
  IO uint32 t SFF sa;
__IO uint32_t SFF_GRP_sa;
 IO uint32 t EFF sa;
```

```
_IO uint32_t EFF_GRP_sa;
  IO uint32 t ENDofTable;
 __I uint32_t LUTerrAd;
__I uint32_t LUTerr;
__IO uint32_t FCANIE;
 __IO uint32_t FCANIC0;
 __IO uint32_t FCANIC1;
} LPC_CANAF_TypeDef;
typedef struct
                        /* Central Registers
                                                   */
 __I uint32_t CANTxSR;
__I uint32_t CANRxSR;
 I uint32 t CANMSR;
} LPC_CANCR_TypeDef;
typedef struct
                         /* Controller Registers
                                                    */
 __IO uint32_t MOD;
  _O uint32_t CMR;
 __IO uint32_t GSR;
__I uint32_t ICR;
__IO uint32_t IER;
 IO uint32 t BTR;
 __IO uint32_t EWL;
 __I uint32_t SR;
__IO uint32_t RFS;
 __IO uint32_t RID;
  _IO uint32_t RDA;
 __IO uint32_t RDB;
 __IO uint32_t TFI1;
 __IO uint32_t TID1;
__IO uint32_t TDA1;
__IO uint32_t TDB1;
 __IO uint32_t TFI2;
 __IO uint32_t TID2;
  _IO uint32_t TDA2;
 __IO uint32_t TDB2;
 _IO uint32_t TFI3;
__IO uint32_t TID3;
__IO uint32_t TDA3;
  _IO uint32_t TDB3;
} LPC_CAN_TypeDef;
/* Common Registers
typedef struct
__I uint32_t DMACIntStat;
 __I uint32_t DMACIntTCStat;
```

```
_O uint32_t DMACIntTCClear;
 I uint32 t DMACIntErrStat;
 _O uint32_t DMACIntErrClr;
__I uint32_t DMACRawIntTCStat;
__I uint32_t DMACRawIntErrStat;
 __I uint32_t DMACEnbldChns;
__IO uint32_t DMACSoftBReq;
__IO uint32_t DMACSoftSReq;
 __IO uint32_t DMACSoftLBReq;
  IO uint32 t DMACSoftLSReg;
 __IO uint32_t DMACConfig;
  IO uint32 t DMACSync;
} LPC_GPDMA_TypeDef;
                         /* Channel Registers
                                                    */
typedef struct
  _IO uint32_t DMACCSrcAddr;
  _IO uint32_t DMACCDestAddr;
  _IO uint32_t DMACCLLI;
 __IO uint32_t DMACCControl;
  _IO uint32_t DMACCConfig;
} LPC GPDMACH TypeDef;
typedef struct
__I uint32_t HcRevision;
                             /* USB Host Registers
 __IO uint32_t HcControl;
  _IO uint32_t HcCommandStatus;
 __IO uint32_t HcInterruptStatus;
__IO uint32_t HcInterruptEnable;
__IO uint32_t HcInterruptDisable;
__IO uint32_t HcHCCA;
__I uint32_t HcPeriodCurrentED;
__IO uint32_t HcControlHeadED;
 __IO uint32_t HcControlCurrentED;
 __IO uint32_t HcBulkHeadED;
 __IO uint32_t HcBulkCurrentED;
__I uint32_t HcDoneHead;
__IO uint32_t HcFmInterval;
__I uint32_t HcFmRemaining;
 __I uint32_t HcFmNumber;
__IO uint32_t HcPeriodicStart;
__IO uint32_t HcLSTreshold;
 __IO uint32_t HcRhDescriptorA;
 __IO uint32_t HcRhDescriptorB;
 IO uint32 t HcRhStatus;
  _IO uint32_t HcRhPortStatus1;
 IO uint32 t HcRhPortStatus2;
```

```
uint32_t RESERVED0[40];
I uint32 t Module ID;
__I uint32_t OTGIntSt;
                             /* USB On-The-Go Registers
                                                              */
__IO uint32_t OTGIntEn;
__O uint32_t OTGIntSet;
_O uint32_t OTGIntClr;
__IO uint32_t OTGStCtrl;
__IO uint32_t OTGTmr;
   uint32_t RESERVED1[58];
                                                                */
__I uint32_t USBDevIntSt;
                               /* USB Device Interrupt Registers
__IO uint32_t USBDevIntEn;
__O uint32_t USBDevIntClr;
__O uint32_t USBDevIntSet;
__O uint32_t USBCmdCode;
                                 /* USB Device SIE Command Registers */
__I uint32_t USBCmdData;
                              /* USB Device Transfer Registers
                                                                */
__I uint32_t USBRxData;
__O uint32_t USBTxData;
__I uint32_t USBRxPLen;
__O uint32_t USBTxPLen;
IO uint32 t USBCtrl;
__O uint32_t USBDevIntPri;
__I uint32_t USBEpIntSt;
                              /* USB Device Endpoint Interrupt Regs */
__IO uint32_t USBEpIntEn;
_O uint32_t USBEpIntClr;
__O uint32_t USBEpIntSet;
__O uint32_t USBEpIntPri;
__IO uint32_t USBReEp;
                               /* USB Device Endpoint Realization Reg*/
__O uint32_t USBEpInd;
__IO uint32_t USBMaxPSize;
                                                                  */
__I uint32_t USBDMARSt;
                                /* USB Device DMA Registers
__O uint32_t USBDMARClr;
__O uint32_t USBDMARSet;
  uint32_t RESERVED2[9];
__IO uint32_t USBUDCAH;
__I uint32_t USBEpDMASt;
__O uint32_t USBEpDMAEn;
__O uint32_t USBEpDMADis;
__I uint32_t USBDMAIntSt;
__IO uint32_t USBDMAIntEn;
  uint32 t RESERVED3[2];
__I uint32_t USBEoTIntSt;
_O uint32_t USBEoTIntClr;
```

```
_O uint32_t USBEoTIntSet;
 I uint32 t USBNDDRIntSt;
 _O uint32_t USBNDDRIntClr;
__O uint32_t USBNDDRIntSet;
__I uint32_t USBSysErrIntSt;
 _O uint32_t USBSysErrIntClr;
 __O uint32_t USBSysErrIntSet;
   uint32_t RESERVED4[15];
union {
                                                             */
 __I uint32_t I2C_RX;
                             /* USB OTG I2C Registers
 __O uint32_t I2C_TX;
__I uint32_t I2C_STS;
__IO uint32_t I2C_CTL;
 __O uint32_t I2C_CLKLO;
   uint32_t RESERVED5[824];
union {
                                /* USB Clock Control Registers
 __IO uint32_t USBClkCtrl;
                                                                */
 __IO uint32_t OTGClkCtrl;
 };
union {
 __I uint32_t USBClkSt;
 __I uint32_t OTGClkSt;
 };
} LPC_USB_TypeDef;
/*----- Ethernet Media Access Controller (EMAC) --
typedef struct
{
                              /* MAC Registers
                                                          */
 __IO uint32_t MAC1;
 __IO uint32_t MAC2;
 __IO uint32_t IPGT;
 __IO uint32_t IPGR;
  _IO uint32_t CLRT;
 __IO uint32_t MAXF;
  _IO uint32_t SUPP;
__IO uint32_t TEST;
__IO uint32_t MCFG;
 __IO uint32_t MCMD;
__IO uint32_t MADR;
__O uint32_t MWTD;
 __I uint32_t MRDD;
 __I uint32_t MIND;
   uint32 t RESERVED0[2];
 __IO uint32_t SA0;
 __IO uint32_t SA1;
```

```
_IO uint32_t SA2;
   uint32 t RESERVED1[45];
                                                      */
                             /* Control Registers
 __IO uint32_t Command;
__I uint32_t Status;
__IO uint32_t RxDescriptor;
 __IO uint32_t RxStatus;
__IO uint32_t RxDescriptorNumber;
__I uint32_t RxProduceIndex;
 IO uint32 t RxConsumeIndex;
  _IO uint32_t TxDescriptor;
 __IO uint32_t TxStatus;
 IO uint32 t TxDescriptorNumber;
 __IO uint32_t TxProduceIndex;
__I uint32_t TxConsumeIndex;
   uint32_t RESERVED2[10];
 I uint32 t TSV0;
__I uint32_t TSV1;
__I uint32_t RSV;
   uint32_t RESERVED3[3];
  IO uint32 t FlowControlCounter;
__I uint32_t FlowControlStatus;
   uint32 t RESERVED4[34];
__IO uint32_t RxFilterCtrl;
                            /* Rx Filter Registers
                                                     */
 IO uint32 t RxFilterWoLStatus;
 __IO uint32_t RxFilterWoLClear;
   uint32_t RESERVED5;
__IO uint32_t HashFilterL;
__IO uint32_t HashFilterH;
   uint32 t RESERVED6[882];
__I uint32_t IntStatus;
                          /* Module Control Registers
                                                      */
__IO uint32_t IntEnable;
__O uint32_t IntClear;
 __O uint32_t IntSet;
   uint32 t RESERVED7;
 __IO uint32_t PowerDown;
   uint32_t RESERVED8;
  _IO uint32_t Module_ID;
} LPC_EMAC_TypeDef;
#if defined ( __CC_ARM )
#pragma no_anon_unions
#endif
Peripheral memory map
/* Base addresses
                                            */
#define LPC FLASH BASE
                           (0x00000000UL)
```

```
#define LPC_RAM_BASE
                          (0x1000000UL)
#define LPC GPIO BASE
                          (0x2009C000UL)
#define LPC APB0 BASE
                          (0x40000000UL)
#define LPC APB1 BASE
                          (0x40080000UL)
#define LPC AHB BASE
                          (0x50000000UL)
#define LPC_CM3_BASE
                          (0xE0000000UL)
                                             */
/* APB0 peripherals
#define LPC_WDT_BASE
                          (LPC APB0 BASE + 0x00000)
#define LPC TIM0 BASE
                          (LPC APB0 BASE + 0x04000)
#define LPC_TIM1_BASE
                          (LPC\_APB0\_BASE + 0x08000)
#define LPC UARTO BASE
                           (LPC APB0 BASE + 0x0C000)
#define LPC_UART1_ BASE
                           (LPC\_APB0\_BASE + 0x10000)
#define LPC PWM1 BASE
                           (LPC APB0 BASE + 0x18000)
                         (LPC APB0 BASE + 0x1C000)
#define LPC I2C0 BASE
                         (LPC APB0 BASE + 0x20000)
#define LPC SPI BASE
#define LPC_RTC_BASE
                         (LPC\_APB0\_BASE + 0x24000)
#define LPC GPIOINT BASE
                            (LPC\_APB0\_BASE + 0x28080)
#define LPC PINCON BASE
                            (LPC APB0 BASE + 0x2C000)
#define LPC SSP1 BASE
                         (LPC APB0 BASE + 0x30000)
#define LPC_ADC_BASE
                          (LPC APB0 BASE + 0x34000)
#define LPC CANAF RAM BASE (LPC APB0 BASE + 0x38000)
#define LPC_CANAF_BASE
                           (LPC\_APB0\_BASE + 0x3C000)
#define LPC CANCR BASE
                            (LPC APB0 BASE + 0x40000)
#define LPC CAN1 BASE
                          (LPC APB0 BASE + 0x44000)
#define LPC CAN2 BASE
                          (LPC APB0 BASE + 0x48000)
#define LPC_I2C1_BASE
                         (LPC APB0 BASE + 0x5C000)
/* APB1 peripherals
#define LPC_SSP0_BASE
                         (LPC APB1 BASE + 0x08000)
#define LPC_DAC_BASE
                          (LPC\_APB1\_BASE + 0x0C000)
#define LPC_TIM2_BASE
                          (LPC APB1 BASE + 0x10000)
#define LPC_TIM3_BASE
                          (LPC\_APB1\_BASE + 0x14000)
#define LPC UART2 BASE
                           (LPC APB1 BASE + 0x18000)
#define LPC_UART3_BASE
                           (LPC\_APB1\_BASE + 0x1C000)
#define LPC_I2C2_BASE
                         (LPC\_APB1\_BASE + 0x20000)
#define LPC I2S BASE
                        (LPC APB1 BASE + 0x28000)
#define LPC RIT BASE
                         (LPC APB1 BASE + 0x30000)
#define LPC MCPWM BASE
                            (LPC\_APB1\_BASE + 0x38000)
#define LPC_QEI_BASE
                         (LPC\_APB1\_BASE + 0x3C000)
#define LPC_SC_BASE
                         (LPC\_APB1\_BASE + 0x7C000)
/* AHB peripherals
                           (LPC AHB BASE + 0x00000)
#define LPC EMAC BASE
#define LPC_GPDMA_BASE
                            (LPC\_AHB\_BASE + 0x04000)
#define LPC_GPDMACH0_BASE
                              (LPC\_AHB\_BASE + 0x04100)
#define LPC GPDMACH1 BASE
                              (LPC AHB BASE + 0x04120)
#define LPC_GPDMACH2_BASE
                              (LPC\_AHB\_BASE + 0x04140)
#define LPC GPDMACH3 BASE
                              (LPC AHB BASE + 0x04160)
```

```
#define LPC_GPDMACH4_BASE
                             (LPC\_AHB\_BASE + 0x04180)
#define LPC GPDMACH5 BASE
                             (LPC AHB BASE + 0x041A0)
#define LPC GPDMACH6 BASE
                             (LPC\_AHB\_BASE + 0x041C0)
#define LPC GPDMACH7 BASE
                             (LPC AHB BASE + 0x041E0)
#define LPC USB BASE
                        (LPC AHB BASE + 0x0C000)
/* GPIOs
#define LPC GPIO0 BASE
                         (LPC GPIO BASE + 0x00000)
#define LPC GPIO1 BASE
                         (LPC GPIO BASE + 0x00020)
#define LPC GPIO2 BASE
                         (LPC GPIO BASE + 0x00040)
#define LPC_GPIO3_BASE
                         (LPC\_GPIO\_BASE + 0x00060)
                         (LPC GPIO BASE + 0x00080)
#define LPC GPIO4 BASE
Peripheral declaration
#define LPC SC
                    ((LPC_SC_TypeDef
                                        *) LPC_SC_BASE
#define LPC GPIO0
                      ((LPC GPIO TypeDef
                                           *) LPC GPIO0 BASE
#define LPC GPIO1
                      ((LPC GPIO TypeDef
                                           *) LPC GPIO1 BASE
                                                              )
#define LPC GPIO2
                      ((LPC_GPIO_TypeDef
                                           *) LPC GPIO2 BASE
#define LPC GPIO3
                      ((LPC GPIO TypeDef
                                           *) LPC GPIO3 BASE
                                                              )
#define LPC_GPIO4
                      ((LPC_GPIO_TypeDef
                                           *) LPC_GPIO4_BASE
                                                              )
#define LPC WDT
                      ((LPC WDT TypeDef
                                           *) LPC WDT BASE
#define LPC TIM0
                     ((LPC_TIM_TypeDef
                                          *) LPC TIM0 BASE
#define LPC TIM1
                     ((LPC_TIM_TypeDef
                                          *) LPC TIM1 BASE
                                                             )
#define LPC_TIM2
                     ((LPC_TIM_TypeDef
                                          *) LPC_TIM2_BASE
                                                             )
#define LPC TIM3
                     ((LPC_TIM_TypeDef
                                          *) LPC_TIM3_BASE
                                                             )
#define LPC RIT
                    ((LPC RIT TypeDef
                                        *) LPC RIT BASE
                                            *) LPC_UARTO_BASE
#define LPC_UART0
                      ((LPC_UART0_TypeDef
#define LPC_UART1
                      ((LPC_UART1_TypeDef
                                            *) LPC_UART1_BASE
#define LPC UART2
                      ((LPC_UART_TypeDef
                                            *) LPC UART2 BASE
#define LPC_UART3
                      ((LPC_UART_TypeDef
                                            *) LPC_UART3_BASE
#define LPC PWM1
                      ((LPC PWM TypeDef
                                            *) LPC PWM1 BASE
#define LPC_I2C0
                     ((LPC_I2C_TypeDef
                                        *) LPC_I2C0_BASE
#define LPC_I2C1
                     ((LPC_I2C_TypeDef
                                        *) LPC_I2C1_BASE
                                        *) LPC_I2C2_BASE
#define LPC I2C2
                     ((LPC_I2C_TypeDef
                                                           )
                    ((LPC_I2S_TypeDef
                                       *) LPC I2S BASE
#define LPC I2S
#define LPC SPI
                    ((LPC_SPI_TypeDef
                                        *) LPC SPI BASE
#define LPC_RTC
                     ((LPC_RTC_TypeDef
                                         *) LPC_RTC_BASE
#define LPC_GPIOINT
                       ((LPC_GPIOINT_TypeDef *) LPC_GPIOINT_BASE )
#define LPC PINCON
                       ((LPC PINCON TypeDef *) LPC PINCON BASE )
#define LPC_SSP0
                     ((LPC_SSP_TypeDef
                                         *) LPC_SSP0_BASE
#define LPC SSP1
                     ((LPC_SSP_TypeDef
                                         *) LPC SSP1 BASE
                                                            )
#define LPC_ADC
                     ((LPC_ADC_TypeDef
                                          *) LPC_ADC_BASE
                                                             )
#define LPC_DAC
                     ((LPC_DAC_TypeDef
                                          *) LPC_DAC_BASE
#define LPC CANAF RAM
                          ((LPC CANAF RAM TypeDef *) LPC CANAF RAM BASE)
#define LPC_CANAF
                       ((LPC_CANAF_TypeDef
                                             *) LPC_CANAF_BASE )
#define LPC CANCR
                       ((LPC CANCR TypeDef
                                             *) LPC CANCR BASE
```

```
#define LPC_CAN1
                     ((LPC_CAN_TypeDef
                                         *) LPC_CAN1_BASE
#define LPC CAN2
                                         *) LPC CAN2 BASE
                     ((LPC CAN TypeDef
                                                           )
                       ((LPC_MCPWM_TypeDef
#define LPC MCPWM
                                             *) LPC_MCPWM_BASE )
#define LPC OEI
                   ((LPC QEI TypeDef
                                       *) LPC QEI BASE
                     ((LPC_EMAC_TypeDef
                                          *) LPC_EMAC_BASE
#define LPC_EMAC
#define LPC_GPDMA
                      ((LPC_GPDMA_TypeDef
                                            *) LPC_GPDMA_BASE )
#define LPC GPDMACH0
                        ((LPC_GPDMACH_TypeDef *) LPC_GPDMACH0_BASE )
#define LPC GPDMACH1
                        ((LPC GPDMACH TypeDef *) LPC GPDMACH1 BASE)
                        ((LPC GPDMACH TypeDef *) LPC GPDMACH2 BASE)
#define LPC GPDMACH2
#define LPC GPDMACH3
                        ((LPC_GPDMACH_TypeDef *) LPC_GPDMACH3_BASE )
                        ((LPC_GPDMACH_TypeDef *) LPC_GPDMACH4_BASE )
#define LPC_GPDMACH4
#define LPC GPDMACH5
                        ((LPC GPDMACH TypeDef *) LPC GPDMACH5 BASE)
                        ((LPC_GPDMACH_TypeDef *) LPC_GPDMACH6_BASE )
#define LPC_GPDMACH6
#define LPC GPDMACH7
                        ((LPC GPDMACH TypeDef *) LPC GPDMACH7 BASE)
#define LPC_USB
                                       *) LPC_USB_BASE
                    ((LPC_USB_TypeDef
                                                         )
```

#endif // __LPC17xx_H__