

August 25 (Wed)

CMPE245

Introduction.



Today's Topics

Bill of Materials
Target platform
For Prototyping

Note: Your RF module(s)
is to be interfaced to GPIO
of your target Board.

Why? General Purpose \rightarrow No
Data Framing.

for UART, Data Frame



Node

Bill of Material

1. Target CPU NXP LPC1769
OR NAND (NVD)A


2. RF modules, physical layer only.

(2) ASK R.F. module, frequency $\sim 433\text{MHz}$
F.C.C. Certified

Amplitude Switching

(3) Open Spectrum.
Power $\leq 1000\text{mW. (1W)}$
Tx: Transmitter

(4) No MAC (media Access Control)
Needed



Note: CPU Target

Option to use NVD A Jetson
NANO

Guide Line for Selection
of target Platform.

1. Register Level Control
of GPIO, SPI Controllers

For LPC1769 \checkmark

For NAND \rightarrow Devices
Drivers.

(1) Datasheet 400+ pages

(2) Software Dev.
Environment, tools.

Jetpack (OS +
Libs)

(3) O.S. Distr.

CMPE245

August 25 (Wed)



Note: ON your RF Board.

2

2^o Access to GP pins, e.g.
GPIO pins, SPI pins.

Homework: Purchase ASK RF
Module By Sept. 8th (Wed)
OR ideally Sept 3rd (Fri)

Note: To provide Hardware Debugging CKT. on
the RF Board



2 Blocks { Rx
Tx
Both Need to Be Powered.

You may want to have the
DC PWR Delivered via
CAT5 Cable from your
Embedded Board.

RJ45 Pins (Pin): 8

Debugging Capability on the R.F.
Board:

(1) Objective: To visualize/observe
GPIO output.

Means: LED.

Material:

a LED (Red, Green), 4~10mA

Connectors (to cable to RF Board)

b RJ45 Right Angle Connectors

(2)

A piece of CAT5 Cable (Ethernet)

c Components { Resistors
Caps.

(1117?)

7805, 7812 OR

August 30th.

RF module, to Build
RF Board.

1^o ASK RF.

Amplitude Switch Keying

2^o Rx: Receiving

TX: Transmission

3^o GPIO JF

External PWR
Regulator Data Pin

Homework: Identify/Bring Your Wire Wrapping Board for RFB Design. 4x3 Inch;

To Build RFB

1° Board

2° 4 standoffs

3° Build I/O I/F Testing CKT.

To Light up LED when CPU output "1"

To Turn off LED when CPU output "0"

Output Testing

SW Toggles to Vcc, when Vcc, CPU Reads as "1"

SW " " to GND, CPU Reads as "0"

Input Testing

4° CAT-5 Ethernet Cable

RJ45 Right Angle Connectors (2)

One for Embedded;
One for RF Board,

5. Power Distribution to RF Board:

a 5VDC is adequate
But R.F. module can be operated with

Bigger Power, 9VDC

OR 7.5VDC may be needed during Debugg

ing;

Sept 1. (Wed)



Ref: IEEE 802.6

1. github/Rualili/cmpe245/2018F

"2021F-"

2. Topics: Design R.F. Board for the 1st homework. 2pts. (Hardware)

From PP.2. System View









Figure 127 - Long PLCP PDU format

IEEE 802.6


Fig. 3. TP.13

Node N_i , Node N_j , Each Node is illustrated in Fig. 1.

Sending Stream of Data from N_i to N_j



String of Bits Sent in A "Framed" fashion.



Note: Consider the Construction of Each frame, frame i , $i=1, 2, \dots, N_j$

What are the Contents to be placed into A Frame?

like start bit(s) → to Mark the Beginning of the Communication.
→ Timing/Sync.

C.R. (Cognitive Radio), SDR (Software Defined Radio)

multiple Bits in Sync. Design \rightarrow more Reliable \rightarrow "Robust" performance
Maybe

Question: What is the general guideline in terms of designing "Sync" Field?

The Objective for R.F. Board Framework/Design: To Allow N_i, M_j to Sync.

multiple Bits of what?


3 bits Example: $2^3 = 8$

b2	b1	b0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Transition \rightarrow Change of State

"Zero Crossing" \rightarrow

For Example "1" \rightarrow "0" OR



To provide best possible "Transitions", e.g. "Z.C."


Pick 0x5 Binary: 101

2-Step Approach:

Step 1. Based on Land Line;

Step 2. then R.F. (Wireless)

Hence, R.F. Board will have to Support 2 Options.



Sept 8 (W)


Topics: 1. Prototype for HandShaking (For LPC1769, NANO, OR your choice, such as Pie)

Note: NANO Boards are not delivered yet. So, please find your solution.

Note 2. Semester Long Project, please form

4 person team;

Example: "Land-Line" Based Design for Hand shaking



Homework: Next Monday, Show & Tell

for Each Person's R.F. Prototype Board.

Things to show for the next class: 1. 4x3" Prototype Board; Pre-Binned Through-Hole; metal coating of the through-holes any; 2. Stand-offs

3. RJ45 Connectors (2x), Right Angle; Mounted on the Board;


4. Testing Circuit

{	Output Testing	Output "1" from the Host/Embedd System
		Output "0" " " " " " "
	Input Testing	Input "0" originated on your R.F. Board
		Input "1" " " " " " "

↓
RJ45-J1
↓
RJ45-I2


Continued,

Input Testing { Input "0", originated on your RF Board
 Input "1", " " ...
 (Similar to Input "0")



Testing CKT:


Output Testing CKT -> Red LED.



On RFB (N_i & N_j)

GPIO output from LPC/MANO

Fig. 2



$$V_{CC} = IR + V_{LED} \dots (1)$$

$$V_{CC} (CMOS) = 3.3VDC$$

$$V_{LED} = 1.8VDC; I = 10mA;$$

Solve for $R \sim 250 \pm \Omega$ or higher;

Input Testing CKT.




Fig. 3a

Sept 13 (Monday)

Today's Topics: 1° Hardware platform.

2° Sync Algorithm, LISA
(Linear Invariant Sync. Algorithm)

Ref: 1° ... github, ID: ~106...

for Target RISC-V 2021F-106
(System On Chip)

2° github/hualili/Cmpe245/...

2021F-105 ~ (NAND
Connector)

FPGA Solution (RISC-V), Igloo 2.

a Board from Future Electronics


b IP-Core for CPU in Verilog
Can be downloaded;

c TAP Plastics

NAND Board. Connector J-41
Identify GPIO

Example: Let's consider the Design
of SyncField in Wireless
Communication

Consider 1° Place to define sync.
Bits.



8
Suppose we have a letter
in a Hex Number

0x4f
0100 : 1111 Binary
Equivalent

"0" Due to noise, the
corruption may lead
to a failure

Correct
0100 : 11110 ...
missing
Sync.
Bit

2° Sync is established
Based on "zc"

The Change of the State of
a Signal, For Example
"0" → "1" OR "1" → "0"
Preferred change is to
include "1".


Requirements:

1° Establish Sync with
Change of State

01010101 ...

OR

101010...



$\left\{ \begin{array}{l} 01010101 \dots \text{OR} \dots (1a) \\ 101010 \dots \dots (1b) \end{array} \right.$

Consider Random Disturbances, alters one bit in the Sync field. (1a)

of the Sync Field, e.g. the Beginning of the payload.

~~0~~10101...
 1 (Random Noise)

Suppose we know the Sync. field consists of 10 Bits. \rightarrow Discard the 1st 2 bits until we have 0101...

Pattern again, to satisfy the total Number of bits in the Sync, Definition.

Question: How to utilize the Sync Pattern even when this pattern is corrupted, And not to start over again?

- (1) The Need to Re-use the Sync Field Even if it is corrupted;
- (2) The Need to Know where is the end of