

CMPE245
Sept. 7

Sept. 7.

Note: 1^o Homework (RF module & RF Work-in-Progress)

Due today Inspection in Class.

Homework (1st) Due A week from Today. Write C/C++, OR Python to Implement LISA Algorithm (Phase I)

Such that:

1^o Console Input from user to Select No. of Bytes for Synchronization.

For Example: 16 Bytes or 32 Bytes.




Fig. 1.

2^o Note in the future (Phase II)

We would like to Extend this Implementation to Allow a Single Byte (as "Green" in Fig. 1. Matching to the LISA Sync Field to Establish Synchronization.


3^o Payload: First Name + Last Name + 4 Digits ID + CMPE245 + SJSU

Print the Payload message.

Note: Python Implementation on Jetson NANO, OR R-Pie 3 B+ or 4, you can do the same.

Note: This homework is for Laptop Based Implementation.

Based on the Homework (Today, RF Board) we will continue with "Landline" Testing Capability.



CMPE245
Sept. 7

Example: Ref from the Class
github, ID: 2018F-104 ~

Observation 1: The Minimum Number of Bytes to establish Synchronization is 1. Therefore $1/32$ Bytes for the Sync. \rightarrow Confidence Level/Index η

$$\eta = \frac{\text{No. of Bytes to Establish Sync.}}{\text{Total Number of Bytes (32)}} \dots (1).$$


Note: In Software Defined Radio, We can Change η (Confidence Level) to trade the quality for Speed if it is allowed.

In Cognitive Radio Design, we would like to have this Ability.


Observation 2: "LINEAR" Characteristics is from the fact LISA Index is defined from D to F with Linear increment. And "Invariant"

Characteristic is due to the fact the ID Index, e.g. Ranging from D to F will allow the Algorithm to pin point to the Beginning of the payload.

2018F-105 ~
Example: Homework ON LISA from the Class github.



2. Sync Field is Corrupted.



256 Bits (= 32 Byte in Sync Field)

10% Random Bits Corruption.

$256 \times 10\% = 26$ Bits Random to alter Sync Field.

Generate Random Bits. (26 bits).

Use "XOR" Bitwise at Any Arbitrary Location within the Sync Field.

3. User Input for the No. of Bytes (as Confidence Level), then the Code will parse the input file with the Confidence Level to Establish Synchronization.


Sept. 12 (Monday)

Today's Topics: 1° LISA Homework Implementation. 2° Base Band Signal


CompE245
Sept. 12

1/


Example: LISA Implementation.



Step 2. Create a "mask" Template to Reflect the matching size that you like




Step 3. Add Random Noise to Fig. 1. then move (2) at the beginning bit (1st Bit) of (1). Such as



Check the matching result Between (1) (Black) and (2) (Green)
if matched, then use the matching index to jump to the
1st Bit of the payload; o/w, Continue By shifting the
mask 1 bit to a newer location.

Ompe245
Sept. 12, 22

2/




Perform matching operation similar as the one the previous step. if matching is confirmed, then jump to the 1st Bit of the payload Based on the matching index.

O/W. Continue this process (similar as the previous step) by shifting 1 additional Bit to the newer position, repeat the matching process.

This process continues till the matching is found or the input Buffer (Data) is exhausted.

Note: In terms of the Implementation,
we have an inner "for-Loop," for the "green Region" in Fig.3



For-Loop for the matching (Inner Loop).

For the "Red Line" (Newer Position), we can have an outer "for-Loop"

CMPE245
Sept. 12, 22.

3/

The outer loop will continue till the matching is found or the entire Buffer is exhausted;



Note: Reference to Convolution (1D)

$$\sum_{k=0}^{N-1} h(k) \underset{\text{Kernel (e.g. mask)}}{g(n-k)}$$

Its implementation is similar.

Example: Landline Testing.

Note: 8 pos



Select Pos 1. for Tx (P0.2)
Select Pos 3. for Rx (P0.3)
Pos 5. GND.

Build PptSlide PPT. with this photo, And Connectivity table

Choose RJ-45 Connector and CAT5 or Cat6 Cable for Landline.

GPIO is the protocol for the implementation (Not Ethernet).

Hardware Design
Software Design

For LCR176 P0.2 Output
P0.3 Input
For NVDA NANO

Physically pinning the J2 Connector

P1.3V	AD0.4	P1.3V	J2-19
P1.31	AD0.5	P1.31	J2-20
P0.2		P0.2	J2-21
P0.3		P0.3	J2-22
P0.21		P0.21	J2-23
P0.22		P0.22-RED LED	J2-24

2021F-109-II-note-2021-11-10.pdf

Pin 2
Pin 4

3.3V	5V
GPIO2 (SDA1)	GPIO14 (UART_TXD0)
GPIO3 (SCL1)	GPIO15 (UART_RXD0)
GPIO4 (GPIO_GCLK)	GPIO18 (GPIO_GEN1) PWM
GND	GND
GPIO17 (GPIO_GEN0)	GPIO23 (GPIO_GEN4)
GPIO27 (GPIO_GEN2)	GPIO24 (GPIO_GEN5)
GPIO22 (GPIO_GEN3)	GND
3.3V	GPIO25 (GPIO_GEN6)
GPIO19 (SPI0_MISO)	GPIO26 (SPI0_CE0_N)
GPIO10 (SPI0_CLK)	GPIO7 (SPI0_CE1_N)
GND	ID_0C (I2C EEPROM)
ID_0C (I2C EEPROM)	GND

Demo Example
Pin-32

Note: J

CMPE245
Sept. 14

4/

Sept. 14

Homework Implementation.

Software Side { NXP LPC1769, or
LPC1114
NVIDIA Jetson Nano

Prerequisite:

Hardware Side: Embedded System

Prototyping.

{ NXP LPC { 1769 { Prototype Board. 2017F-102-lecLayout 2017-2-7.pdf
1114 { CTONE Board-B from ebay.
NVIDIA Nano 2021F-114-gpio-nano-v2-h1-2021-10-20.pdf

Step 1. GPIO Sample Code

① Sample code from the github

{ NXP LPC1769
NVIDIA Nano

CMPE240-Adv-Microprocessors / 2018S-11-GPIO-2015-1-30.zip

② NXP Developer. www.nxp.com
Sign up as a developer.
Download, Install MCUXpresso.

④ Download LPC1769
Patch.
Build it.

③ Config the IDE (MCUXpresso).

C/C++ project Semihost CMPE240-Adv-Microprocessors / 1769 patch.zip

⑤ GPIO Sample code.

CMPE240-Adv-Microprocessors / 2018S-11-GPIO-2015-1-30.zip

To Run the test code, Be sure to have hardware Ready.

CMPE240-Adv-Microprocessors / 2018F / 2022F-101-notes-cmpe240-2022-09-12.pdf

LPCXpresso1769 CD revD(1).pdf — LPCXpresso LPC1769 CMSIS-DAP rev D.sch

P0.3 — J2-22
P0.21 — J2-23

CmpE245
Sept. 21, 22

5.

Sept. 21. Due Oct. 3rd (Monday).
Note: 1° Homework for LISA
on the target platform.


Objective:

1. To Implement LISA algorithm
on the target platform, e.g.
LPC1114, or NVDA NAND.
2. To Establish Communication
Between Node i & Node j. By
Transmitting the following message:

"SJSU_CmpE245_FirstName_LastName_SID(4 Digits)" Submission is on
CANVAS.

Requirements:

- 1° To Have 2 Nodes Sync'd on the
Bit Rate, for Example 1Kbps or
lower;
- 2° Land Line Communication.
- 3° Provide LED for Debugging
Purpose, tied to GP I/O Output
Port. Using "toggle" or D/I P S/W.



Submission:

- 1° Source Code.
- 2° Export Project Code for LPC1114
Board;


3° No more than One Page
Readme Document;

4° photo of Your Testing Environment
(Testing System Setup).

5° 10~15 Seconds Video Clips
that Shows the program is working

Note: please Bring your Board to
the Class on the 3rd for quick
Show-and-tell;

Example: Scrambler/De-Scrambler
Design.



Requirements: 1. Design of the
Scrambler/De-scrambler is
required. for Order N, odd

$N=3,5,7,\dots,13$, etc.

Design Steps for the Scrambler:

1. Divide the Delay units (n) into 2 Banks. (By half)


$\frac{N}{2}$ | N is odd Number Rounded up

to define the Lower Bank;
Such that it is always 1 order
higher than the Upper Bank.

Example: for $N=7$.

$7/2 = 3.5$ Rounded up, $3.5 \rightarrow 4$.

Delay unit for the Low Bank.



2. Define 2 XOR operators/Processing units to form feedback loop.

3. Testing the operation of the Scrambler By Sending:

"SJSU_CMP245_FirstName_LastName_SID(4 Digits)"

ASCII coding for Letters & Numerals.

Suppose $S \rightarrow 0X8F$

0X8F

1000 1111

Send Data Out,
MSB first

Test By generating the test
Table, Similar to Table 5.3 below.

Table 5.3. Input and
of the sc
Figure 5.2

Input S	1 0 1 0 1
D^3T_1	0 0 0 1 0
D^2T_1	0 0 0 0 0
Output T_1	1 0 1 1 1


Reference: Di

Input S

Lower Bank D^4T .


Lower + Upper Bank D^7T

Output T



CMPE245
Sept. 21, 22

7



Objective because

Note: The Theoretical Analysis and proof of the scrambling/De-scrambling Technique can be Accomplished By using Formal math. Formulation from the Switching Theory.

- Note: a. De-scrambler has "Clock" (Sync Extraction Output)
- b. Mirror type of Architecture of Both System, allows Design of De-scrambler to be constructed Accordingly.




Figure 131—Data scrambler




Figure 132—Data descrambler

Consider Base Band Signal Analysis & Formulation.

Motivation: 1. Analyzing the WiFi Communication, Channel Availability & Allocation. a. Power Spectrum of A modulated Base Band Signal is shown in Both Fig. 141 & Fig. 142.




Figure 141—North American channel selection—non-overlapping



Figure 142—North American channel selection—overlapping

a. 2. Fig 145. f_c : Carrier frequency for IEEE wifi. $f_c \sim 2.4 \text{ GHz} \rightarrow 11$ Channels.





Figure 145—Transmit spectrum mask

then 11 f_c

b. Base Band Spectrum. Defines the Bandwidth: $f_c + 11 \text{ MHz} - (f_c - 11 \text{ MHz}) = 22 \text{ MHz}$.

c. 80% of the Energy of WiFi has to be kept within the Bandwidth.



CMPE 245
Sept. 21, 22

9

