CMPEAUS Sept.7

Sept7. Print the payload message. Note: 1º Homework (RF module Nate: Rython Implementation on & RF Wark-in-Progress) Jetson NAND, OR R-Pie 3 B+ or4 Due today Inspection in Class. you can dothe same. Honework (17) Due A Week Note: This homework is for Laptop Bused from Today, Wite ClC++, Implementation. OR Rython to Implement Based on the Homework (Today. R.F. Bourd)
we will continue with Landline" LISA Algorithm (Phase I) ≤uch that: Testing Capability. 1° Console Input from user to Select No. of Bytes to-Synchronization. For Example: 16 Bytes or OXSO 32 Bytes. LISA Syrc. Fig.l. 2. Note in the Juture (phase II) We would like to Extend this Implementation PF Board No to Allow a Single Byte (as"Green" in Fig.1. Matching to the LESA Embedded Board Sync Field to Establish Synchronitation. Board 3 Payload: First Name + Last Namet 4 AigitS ID+CMPEZY5+SJSU

Sept.7 Z0/8F-105~ Example: Ref from the Class Example: Homework ON LISA from the github, ID: 2018F-104~ Class github. 32 Bytes Sync. Observation 1: The Minimum Number of Bytes to establish Synchronization data (KB:+s is 1. Therefore 1/32 Bytes for Random Bits. Payload the Sync. - Confidence level Index y

No. of Byles to Establish Sync.

TIO 11. 11. 17 A. C. Z. Sync Field is Corrupted. Total Number of Bytes (32) 32 Bytes Sync. Zsb Bits (=32 Byte in Sync Tield) Note: In Safrague Defined Radio, We can Change y (Confidence Level) to trade the quality for Speed if 10% Random Bits, Corruption. 256×10% = 26 Bits Random to it is allowed. alter Sync' Field. In Cognitive Radio Design, We Generate Random Bits. (26 bits) would like to have this Ability. USE XOR" BITWISE at Amy Arbitrary Location within the Sync Field. Observation Z: LINEAR Characteristics is from the fact LISA Index is 3. User Input for the No. of Bytes (as defined from D to F with Linear Confidence Level), then the Code increment. And Invariant Will pake the input file with the Characteristic is due to the first Confidence Level to Establish the ID Index, e.g. Konging from Synchronization. o to F will allow the Algorithm Sept.12 (Mondry) to pin point to the Begining Today Stopics: 1° LISA Homework Implementation. Zo Base Band Signal


of the psylvad.

	Sept. 17
Ţ	Example: (ISA Implementation.
	Sync paylond & Korak
	Butter
	(1)
	Sync payload Fig.1 As
	Arbitrary Bits a given condition.
<	Step Z. Create a'mask" Template to Reflect
	the watching size that you like
	/////// (Z)
	2744. 405
	OXAD ··· PAF
•	Step3. Add Random Noise to Fig. then move (z) at
	the beginning bit (1st Bit) of (1). Such as
1	
Į	
٥X	Ad Payland Fig.Z
	Check the matching result Between (1) (Black) and (z) (Green) if matched, then use the matching index to jump to the
	1st Bit of the tayload; O/W, Continue Byshifting the
	mask 1 bit to a newer location.

Sept. 12,22. The outter loop will continue till the matching is found or the entire Buffer is exhausted: Note: Reference to Convolution (10) Note: 8 pos 5, h(k) g(n-k) R Kernel (e.g. mask)

Its implementation is similar.

Example: Land Line Testing.



RF Board

Select POS . for Tx (Pp.Z) Select Pos 3. for Px (70,3) POS 5. GNO. Bild Phe Slide PPT. With this Photo, And Connectivity table

Choose 13-45 Connector, and CATS or CATE Cubly for Landling.


GP50 is the protocal for the implementation (Not Ethernet),

Hardware Design Csoftware Design For NVDA NANO


P0.3

Physical pin(a)

2021F-109-II-not e-2021-11-10.pdf




	Sept.14
	Homework Implementation.
	Software Side J NXP LPC1769, or LPC11XX
	CRCIIXX
	WOA JEKSON NAND
1	Prevegusit:
	Prevegusit: Hardware Side: Embedded System
	Prototyping.
	NUR I De 1 1769 I TWOTHE BOARD. 2017F-102-lecLayout 2017-2-7.pdf
	Prototyping. NXP LPC 11769 I Trototyre Board. 2017F-102-lecLayout 2017-2-7.pdf CTIONE Board-B from ebony.
	NVDA NAND 2021F-114-gpio-nano-v2-hl-2021-10-20.pdf
	Step 1. GPIO Sample Code (1) Sample code from the github
	NXP LPC 769 CMPE240-Adv-Microprocessors / 2018S-11-GPIO-2015-1-30.zip
	(NUDA NAND) (3) NXP vereloper. WWW.nxp.com <ign a="" as="" developer.<="" th="" wo=""></ign>
	(4) Down Load Leciology Down Load, Install MCVXpresso.
	Patch. (a) Config the IDE (MCUXPresso)
	Buldit.
	CK++ project Semi host CMPE240-Adv-Microprocessors / 1769 patch.zip
	(5) GP\$0 Sample code.
	CMPE240-Adv-Microprocessors / 2018S-11-GPIO-2015-1-30.zip
	To Pun the test Gode, Be sure to have hardware Ready.
	CMPE240-Adv-Microprocessors / 2018F / 2022F-101-notes-cmpe240-2022-09-12.pdf
	LPCXpresso1769 CD_revD(1).pdf — LPCXpresso LPC1769 CMSIS-DAP rev D.sch




CmpEzys Sept. 21,22

Sept. Zl. Due Dot 3rd (Monday) 30 Nomme than One paye Note: 1º Homework for LISA Readine Document; on the target plat form. 4 - photo of your Testing Environant Objective: (Tasting System Setup). 1. To Implement LISA algorithm 5° 10~15 Seconds Video Chips or The target platform, e.g. that shows the groguam is working LZCIZED, or HUDA NAND. Note: please Bring four Bound to 2. To Establish Communication Between Node is & Node & . By the Class on the 3rd for quick Show and - tell; Transiniting the following message: "SJSU_CMPERYS_First Name_Last Name_SID(4 Digits)" Submission is on CANVAS. 3. The Testing is Landline Testing. Example: Scrambler De-Scrambler Design. Kegninements: 10 To have 2 Nodes Syncid on the Bit Rate, for Example 1 Kbps or Slower; 2°. Land line Communication. 30 Provide LED for Debugging purpose, fied to GPID output Port. Wing tough or DIP S/W. Submission:

1' Source Code. Zo Suport Project Code For LPC1769 Board; Requirements: 1. Design of the Scrambler Descrambler is Veginied. For Order N, odd





Consider Base Band Signal Analysis Formulation

Motivation: 1. Analyzing the Wifi Communication, Channel Availability &
Allocation. a. Power Spectrum of A modulated Base Band
CHANNEL 1 CHANNEL 6 CHANNEL 11 Signal is shown in




Figure 141—North American channel selection—non-overlapping





Figure 142-North American channel selection-overlapping

Z. Fig 145. fc: Carrier frequency, for IEEE Wifi.

fc~24GHz -> 11 Channels



b. Base Band Spectrum. Defines the Bandwidth:

for 11 mHz - (for 11 mHz)

C. 80% of the Energy of WiFi Ras to be Kept Within the Bandwidth


Figure 145—Transmit spectrum mask PP.60

100 mHz 800-900 2.4 kH.

MHZ WIFT + Teglece

GPS physical Layer + MAC Layer.

1 ~ GrHz



Septizb. Monday.
Note: 1° Check Homework on
CANVAS. LISA on the
target platform with P.F.

Z. Optional Target Platform, NVDA

Jetson NAND, 5-b pieces [ppt]

Sample code have been posted

on github.

- 2022F-104-#2021F-114-gpio-connector-sys...
- 2022F-104b-python-gpio-jetson-nano-#202...
- 2022F-105-sd-card-bring-up-nano-2021-10...
- 2022F-106-nomachine-remote-nano-2021-...
- 2022F-107-config#2021F-114b-pwm-nano-..

Stepl. Backyround, Pin Assignment. J41. Two Pins Cor GPID. (Input, Owkput Fach)


Pin/2 gpio79 iment Pin40 gpio78 Output

NVIDIA Jetson Nano J41 Header Pino

https://www.jetsonhacks.com/nvidia-jetson-nano-i41-header-pinout/

Note: I2C and UART pins are connected to hardware and should not be reassigned. By default, all other pins (except power) are assigned as GPIO. Pins labeled with other functions are recommended functions if using a

1. take Pin 1 Vcc (3.3V) and Pin 39 GND to test out LED, make sure you can light up a LED with 220 Ohm resistor in series.



2 3.3 VDC 5.0 VDC 12C 2 SDA 5.0 VDC 12C 2 SCL SPI 2 SCK LCD TE SPI 2 CS1 SPI_2_CS0 SPL1_MOS SPI_1_SCK SPI_1_CS0

Step Z. Bring-up the System. Note: Power (Wall mount Adaptor, ~ furomW) SD Card. 324B.

Down Load A Software - Tex/Copy the Prz-Burlt. Kernel Image

/ 2022F-105-sd-card-bring-up-nano-2021-10-28.pdf

An Ethernet cable;

Write Image to MicroSD Card

https://developer.nvidia.com/embedded/community

1. A micro-SD card (minimum 16GB) and SD card reader with USB interface; 2. A 5V 3A MicroUSB power supply;

Step 1. Down load SD card OS image from Nvidia to your host machine, laptop, the zipped file size is 6.1G, unzip it to get OS image, e.g., *.img file, ref:



https://www.balena.io/etcher/






Crud By Command Like Instruction. See Ref on the github, 2022F104~

Step3. Tost GPIO Input helput


https://developer.nvidia.com/embedded/learn/ get-started-jetson-nano-devkit#write Harrv Ll. Ph.D.

Command Line Information.

Testing J41 40 Pin Connecte



PART B



Map GPIO Pin
gpio79 is pin 12
\$ echo 79 > /sys/c
Set Direction
\$ echo out > /sys/c
Bit Bangin'!
\$ echo 1 > /sys/cl
\$ echo 0 > /sys/cl
Ummap GPIO Pin
\$ echo 79 > /sys/c
Query Status
cat /sys/kernel/in the above code, the

Jekson NAND

\$echo 79 > /sys/class/gpio/export \$ echo out > /sys/class/gpio/gpio79/direction \$echo 1 > /sys/class/gpio/gpio79/value \$echo 0 > /sys/class/gpio/gpio79/value Step 5. In order to Program

GP50 Port. First Chrose High Level trong romming Language, Suchas Python

Or Ctt. Tython is vecommended. Then, to Be Able to program device drivers.

Note: please choose Ubuntu 18.04 for the target platform.

Part A

Kernel Image

For the target

(Jetson NAND)

T41
PART C

Mapping of Device Onivers) from the O.S. Kernel to the target hardware is done by Configuration process.

CMPE245-Embedded-Wireless / 2018F / 2022F-107-config#2021F-114b-pwm-nano-v3-hl-2021-11-9.pdf

evice Driver

CMPE245 Sept. 26,722

Note: Pun Configuration Rython Code if Pins Added Note By Factory Default.

Recommended to use configuration mapping.

Configuration of Pins with jetson-io.py

\$sudo find /opt/nvidia/jetson-io/ -mindepth 1 -maxdepth 1 -type d -exec touch {}/__init__.py \;



Steps. Setup Remote Access for the turpose of using your laptop

turpose of using your laptop Key Board, mouse, And Displang.

2022F-106-nomachine-remote-nano-2021-12-7.pdf

Nomachine for Jetson NANO

https://www.nomachine.com/download/download&id=116&s=ARM

Aarch64 version 7.74_1; size: 42.29 MB, type: TAR.GZ

Follow nomachine website info for installation, I have installed it in my \Document\NX folder, you could installed it in \usr\NX folder


On nano after the installation, you can see this





Once you start nomachine on your laptop, and enter the right user name and password of the nano, you can see it now



Note: From NVDA L4T installation on NANO, you can see VNC installation readme, below








with Interrupt to define the GPID Reading.


Base Band Signal

Definition: Signal transmitted near zero frequency range without


frequency modulation.




Band Signal, see lecture notes.




Frequency domain






Harm, L. Dh.D. SISH CMPF 242/20644


Base Band Signal Formulation






Example: Calculation of bandwidth

Let equation (2) = 0, then we have Pi * f * T = k * PiLet k=1 for the first pair of zero crossings, we have



Counting both sides of the spectrum, we have



(,mbEst2

Sept. 78, 72

Consider the Definition Devivation

of the Bandwidth, (BW)

From BB Signal in Egy(1), 703.

We perform f.t. in Egypte).

ATSINTET

we can define a power Spectrum of the Signal By using it's F.T.

P(f)= 1 Re[F(f)]+Im[F(f)]

Where F(f) = F[g(t)]

Fourier Transformof glt).

Real Part of the F.T.

Re[F(g(*))]

Imaginary Pont:

Im[+[q++)]

Note: g(x) === F[glt]


= F(f)

Note for the F.T. of the BaseBand Signal glx), it is the following,

AT SINTIT

which only has the Real-Port therefor its F.T and Power Speatrum is the Same.

Plot the power Spectrum.



NP,

(Zeva-Crossing)

Define the Bandwidth of the Base Band

Note:
- Glt)e-jzmitdx

where

e-j'znift = Cosznft-jusinznft

(Ewlan Formula)

Let
$$AT = 0$$

$$AT = 0$$

$$AT = 0$$

$$AT = 0$$

$$THE T = 0$$

multiplay TIFT By Both Sides of the Equation

d=211

Hence, refr=km

for K=0, 1,2, ...

f=K/T

frequency Index, where K=1 for the 1st z.c.

Now, the Other side in the Frequency Pange, we have $f = - \chi$ for the

To find the Bardwidth, we have

Example: Find the Band width of the Signal in Dur Homework.

Sol: B,W, = 3/

T=/f, f is the Bit Pale which is I Kbrs. f=1024 Hz

: B.W, = 2/T = 2f = 2018Hz

Observation . B.W and Bit Rule are

Connected by Equation (4) To Donble the Bit Fite, By Egn H), We have to Double the Bandwidth, which is NOT desirable or practical. From Nowon, we will try to Develop technology to increase the Bit Rate While Keep the Same Bandwidth.

Consider the Tool for Ambyering the Energy Distribution of A given R.F. (eg. of A Bare Band Signal).

Source.B.B PWR AMP + ANT RF. Modulator

Define D.F.T. for this purpose:

$$X(n) = \frac{1}{N} \sum_{N=0}^{N+1} x(n) e^{-\frac{1}{N}} \frac{N}{N}$$

Oct 5.

() &A Session.

Timer Timing

Background On Time Design.

System Clock - PCLK - Camber
Periphenial Design
Clock Country

Another

Match = Freix Count By NI
Tregister. = NINZ

Move Gramulation/ Cosolution.

Trigger An Interrupt. (Waveform, 7p.3)

2017F-120-INT-TIMER-Part2-v3-HL-2017-12-4.pdf

Note: SPRS.

PR: Prescale Register. TC: Timer Counter. PC: Prescale Counter. MR: Match Register

(3) Set Prescaler

Note: 4 important registers, PR, PC, TC, and MR

Two steps: first, PCLKSEL register, Peripheral Clock Selection register,

Timer0 clock; Section 4.7.3, pp. 57;

2nd, LPC TIM0->PR Prescaler register, When the Prescale Counter (PC) is equal to PR, Timer Counter (TC) is incremented by 1;

TC is incremented every PR+1 cycles of PCLK.

Bit	Symbol	Description
1:0	PCLK_WDT	Peripheral clock select
3:2	PCLK_TIMER0	Peripheral clock select
5:4	PCLK_TIMER1	Peripheral clock select

Z. Algorithm.

Example:

Given PR = 2, MR = 6; An interrupt generated on match.

- at every clock, PC -> PC+1;
- (2) when PC = PR, TC -> TC+1;
- (3) when TC = MR, INT generated.

CLK	Γ	∇	\mathcal{L}	\prod	$\nabla \nabla$	\Box	Γ	\Box	\Box	$ \top $
PC	2	0 1	2	(°)	1 2	0	(1)(2	0	1
TC	4	5)	6	χ	0		1	
mer counter reset					\neg					
interrupt				\neg						

PR: Prescale Register. TC: Timer Counter. PC: Prescale Counter. MR: Match Register

EZX O = N Pro. N MR Suppose FACLK=ZOMHZ=ZOXIDGHZ. 32 Bit Register

f= 1x103 Hz.

freeze K. from ... (1)

Where K= N, N2 = N PR MR

fpcik = NDR. Nmg. fant ...(3)

fecre/ton = NPB. NMB

20×106 = Npr. Nmr

usable [0,255] Let NPR= Z55

Assume 8-bit Minimum

NMR= ZX10 / 255

