# 2021F-114-gpio NANO Board


## Jetson NANO Adaptation and Bring Up

This is the most comprehensive reference source

https://docs.nvidia.com/jetson/l4t/index.html#page/Tegra\(\frac{\pi}{2}\)20Linux\(\pi\)20Package\(\pi\)20Development \(\pi\)20Guide/adaptation\_and\_bringup\_nano.html#wwpID0E0RR0HA

#### Nano Boards

Jetson Nano™ devices	Jetson Nano (P3448-0000) Developer kit version	Jetson Nano Developer Kit (P3450-0000) †; includes P3448-0000 module		
	Jetson Nano (P3448-0002)			
	Jetson Nano 2GB (P3448-0003) For experimental & educational use only	Jetson Nano 2GB Developer Kit (P3541-0000, P3541-0001); includes P3448-0003 module		



Board Configuration and Developer Kits

Jetson Nano

Jetson Nano 2GB

Board Naming

Placeholders in the Porting Instructions

Root Filesystem Configuration

Pinmux Changes

Updating the Bootloader Pinmux

Accessing GPIOs via "gpio" Device Labels

Exporting Pinmux for the Jetson Linux Kernel

Porting U-Boot

Porting the Linux Kernel

BSP (board support package)

https://www.digikey.com/en/maker/ projects/getting-started-with-thenvidia-jetson-nano-part-1-setup/ 2f497bb88c6f4688b9774a81b80b8 ec2

### References on GPIO Interface

Pi and NANO are pin to pin compatible

Jetson Nano GPIO - JetsonHackshttps://www.jetsonhacks.com> ... > GPIO/I2C Jun 7, 2019 — As you may have heard, the GPIO pin layout on the Jetson Nano is compatible with the 40 pin layout of a Raspberry Pi (RPi).

```
* Raspberry Pi GPIO example using sysfs interface.
* Guillermo A. Amaral B. <g@maral.me>

* This file blinks GPIO 4 (P1-07) while reading GPIO 24 (P1_18).
*/
//https://elinux.org/RPi GPIO Code Samples#sysfs
```



/\* blink.c

## **NVIDIA Jetson Nano J41 Header Pinout**

https://www.jetsonhacks.com/nvidia-jetson-nano-j41-header-pinout/


Note: I2C and UART pins are connected to hardware and should not be reassigned. By default, all other pins (except power) are assigned as GPIO. Pins labeled with other functions are recommended functions if using a different device tree.


1. take Pin 1 Vcc (3.3V) and Pin 39 GND to test out LED, make sure you can light up a LED with 220 Ohm resistor in series.

		_	_		
	GND	25	26	SPI_1_CS1	gpio20
	12C_1_SDA 12C Bus 0	27	28	12C_1_SCL 12C Bus 0	
gpio149	CAM_AF_EN	29	30	GND	
gpio200	GPIO_PZ0	31	32	LCD_BL_PWM	gpio168
gpio38	GPIO_PE6	33	34	GND	
gpio76	I2S_4_LRCK	35	36	UART_2_CTS	gpio51
gpio12	SPI_2_MOSI	37	38	I2S_4_SDIN	gpio77
	GND	39	40	I2S_4_SDOUT	gpio78



## Testing J41 40 Pin Connector with LED





We can control our LED from the command line. Here are some useful commands:

- # Map GPIO Pin
- # gpio79 is pin 12 on the Jetson Nano
- \$ echo 79 > /sys/class/gpio/export
- # Set Direction
- \$ echo out > /sys/class/gpio/gpio79/direction
- # Bit Bangin'!
- \$ echo 1 > /sys/class/gpio/gpio79/value
- \$ echo 0 > /sys/class/gpio/gpio79/value
- # Unmap GPIO Pin
- \$ echo 79 > /sys/class/gpio/unexport
- # Query Status
- \$ cat /sys/kernel/debug/gpio

In the above code, the 79 refers to a translation of the Linux sysfs GPIO named gpio79. If we look at the <u>Jetson Nano J41 Header Pinout</u>, we can see that gpio79 is physically pin 12 of the header.

\$echo 79 > /sys/class/gpio/export


\$ echo out > /sys/class/gpio/gpio79/direction

\$echo 1 > /sys/class/gpio/gpio79/value

\$echo 0 > /sys/class/gpio/gpio79/value

\$echo 79 /sys/class/gpio/unexport

\$cat /sys /kernel /debug/gpio



# Furthr Reference on GPIO https://developer.nvidia.com/embedded/dlc/tegra-x1-technical-reference-manual

**NVIDIA**.

Pads marked "CZ" can be configured to be 3.3V tolerant and driving; and pads marked "DD" can be 3.3V tolerant when in open-drain mode (only.)

Table 22: MPIO Pad Types

Chapter 9, pp. 277

Pad Type	I/O Rail Voltage (V)	Input Buffer	Output Buffer	I/O Voltage Tolerance	Nominal Pull Strength	"Slew Rate" Control
ST	1.8	Schmitt & CMOS	push-pull	VDDIO	100 kΩ	No
CZ	1.8, 3.3	Schmitt & CMOS	push-pull	VDDIO	18 kΩ (pull-up and pull-down)	2 bits, up & d
DD	1.8	Schmitt & CMOS	push-pull & open-drain	3.3V for open- drain, VDDIO	100 kΩ	No
LV_CZ	1.2, 1.8	Schmitt & CMOS	push-pull	VDDIO	15 kΩ	2 bits, up & d
ST_EMMC	1.2, 1.8	Schmitt & CMOS	push-pull	VDDIO		3 bits, down
DP_AUX	1.8	Diff/Open Drain	push-pull & open-drain	3.3V	NA	NA

9.13.1 GPIO\_CNF\_0

Configuration register Chapter 9, pp. 250


Designates whether each pin operates as a GPIO or as an SFIO programmed to GPIO mode at any stage.

Lock bits are used to control the access to the CNF and OE regist can be programmed ONLY during Boot and get reset by chip res

This is an array of 4 identical register entries; the register fields b

#### **GPIO Port A - D Configuration Registers**


### Top View






## GPIO sysfs Files for C/C++ and Python


Use the sysfs file nodes under /sys/class/ gpio/ Reading and writing to these files is how languages like C/C++, Python, and other libraries implement device drivers.





#### Adding p2n 2222 transistor to drive GPIO load

https://www.jetsonhacks.com/2019/06/07/jetson-nano-gpio/



## Python GPIO Code

https://github.com/NVIDIA/jetson-gpio

#start import RPi.GPIO as GPIO import time #use for delay

GPIO.cleanup()
GPIO.setmode(GPIO.BOARD)
GPIO.setup(12,GPIO.OUT)
GPIO.output(12,1) #turn on GPIO at pin12

time.sleep(5) # sec GPIO.output(12,0) #turn off GPIO at pin12 #end

