

August 25 (Wed) Note: ON your RF Bound. ZO Access to CPUTING e.g. GPIDPINS, SPI PINS. Homework: Purchase ASKRF module By Sept. 8th [wed) F143. OR ideally 'Sept 3rd (Fri) 2 Blocks & RX Note: To provide hardware Debugging CKT. ON Both Need to Be Forward. You may want to have the DC PWR Delivered via CATS Calobe From John Emhedded Bourd. 12545 POS (7in) : 8 Debugging Capability on the R.F. Board; 1) Objective: Tovismure/observe RF. modile, to Build GPID atout. RF Board. 1° ASK R.F. a LED (Red, Green), 4~10mA, Amplitude Switch Keying Connectors (to Cable to RF Board)

E RJ45 Right Angle Connectors Z. Rxi Receiving A piece of CATS Cuble (Ethernet)


So GPJO JA

Compounents J Resistors & External pwil GPJO JA

Compounents J Resistors & Trepulation Data Pin 7805,7812 DR

(וווז ?)

Honework: Tokethy Bring Your 5. PUR Stribution to RF Board: Wive Wropping Board for RFB a 5VOC is adequate Design, 4x3 Inch ; But RF. module Can be operated with To Rild FFB AggerPower, GVDC 1° Board 20 4 Standoffs OR 7.5 VDC may be needed during Debugg 30 Birld I/O I/F Testing CET. 1 To Lightup LED When ON Owtput "|" Sept 1. (Wed) To Turn off LED When CPU Owland "o" Ref: JEEE 802. P github/Rudili/cmpez45/2018F Output Testing ``_7@\F_'' Tw Toggles to Vcc, when Vcc, ard Z. Topics: Design R.F. Donrd for the 1st homework. Zpts. (Hardware) Reads of "1" JW" "to FND, CPU From PP.Z. System View Reads as "O" Input Testing PF Board 4 CAT-S Ethernet Cible 72.745 Right Angle Connectors (2) The for Embedded; One for RF Board,



C.R. (Cognitive Tadio), SDIZ (Software Defined Padio),

multiple Bits in Sync. Design - More Reliable - Tobust performance

Maybe

Question: What is the general The Objective to P.F.

guideline in terms of design ning Board Cromenon K/Design:

Sync Field?

To Allow Ni, Ny to Sync. multiple tits of what? 2-Step Approach: 3 bits Exemple: 62 bl bb
2 = 8 0 0 0

2 = 8 0 1 0 Stepl. Based on Land Line; Step Z. then R.F (Wireless) Hence, R.F. Board will have to CAT-5 Support 20 Prious.

(TO Emb)

Togale S/W

P.F. Tx module

P.J. Tx module


R.F. Board


R.F. Board

Togale S/W

Togale S/W Transition & Change of State Tor Example "1" or Magnitude A "" Fig5.

Z.C. Sept 8 (W) Receiver Board) To provide test possible Topics: 1. Prototype for Handshaking Transitions e.g. ZC (For LPC1769, NANO, OR your choice, such Fick OX5 Binary: 101 Note: NANO Boards are not delivered yet. So, please find your solution.





Suppose we have a letter Sept13 (Monday) 1 a Hex Number

0 X 4 if

0 100 i 1 1 1 1 Binary

Equivalent Transis Topics: 1 Hardware platform. ZOSync Algorithm, LISA (Linear Invariant Sync. Algorithm) Ref: 1° ··· github, ID:~106. Dre to Noise the for target RISE-V 2021F-106 Correption may lead
to a fulne correct

Diloo il 1110

missing

Sync.

bit (System Du Chip) 20 github/fulili/Cmpez45/... Z02/F-105~ (NAND Connector) IPGA Solution (RISC-V), Iglus 2. 2 Board from Future Electronics 20 Sync is established b IP-Love for CPU in Veriloy Bused on "2 C" Can be down louded; The Change of the State of C TAP Plastics a Signal, For Example NAVOBoard. Connector J-41 Identify GPID "O" ~" |" ~ "O" Fretined Change is to Example: Let's consider the Design Opportield in Wireless Communication Consider 1° Place to define sync. Bits. Requirements: 1° Establish Syncwith Change of State time t timed Sync. Bits 01010101 ...

0P 101010...

timed Sync. Bits time -

~·· (1a) ~··· (1b)

Consider Random Disturbances, alters one bit in the Synchicid. (la)

8 10101.... (Random Noise)

Suppose we know the sync. field Consists of 10 Bits. - Discourd the 1st abits untill we have old ...

Pattern again, to Satisfy the total Number of bits in the Sync, Definition.

Unestion: How to utilize the Sync Pattern even when this pattern is corrupted, And not to stat over again?

(1) The Need to Re-use the Sync Field Even if it is corrupted;

(2) The Need to Known where is then dof

of the Sync Field, e, g. the Beginning of the Fayload.

Sept 15 (W)
Homework: Due Mext wed.
Official(zpts) Sept. 22nd.

1º R.F. Board Prototype (finish this Prototype for Landline

IIF). Z° Run a simple Frogram Clett or Python to Perform Testing of Input/out put function.

Input Testing: GPIOTCeads Input D' AND/DR "I" Note Toggle the Switch on the RF Board to produce "D", &"I

Outral Testing: LED ON when Outral = 1" = "0" What to Submit: 10 One Description of your design implementation; 2° Tholo of the System Set up Host Laptop + Embedded Board + RF CPC/NANO Bould 30 Source (Soft Copy) LPC 1769 Export your Work as a project NAND, Python or Clott Code 4° Video Clip 5~10 Sec. -ON CANVAS OR Submit the Zip -file via E-mil; Consider Sinc. Field Design: Design Requirements: 1° Re-use the k-bit Syme to Be uble to identify the stand bit of the pay load K Sync. payload bits Field

Zo To Establish Timing

Even if Random disturbanks

Corrupted Some bits in

Sync. Field, in addition to

pin point to where the

Corruption occurs.

Embedding ID Index into Sync Field. From 101010....

Change it to the following a Take & bits

10101010 at a time

Takingthelot 4 bits of this Segment (1 byte), preserve its pattern

trefix: 1010

Then, Taking the 2nd 4bits modify it to make it as an index to Reflect this Byte position in the sync

Field.e.g. 0000 ... 0"

0010 -- 2"


D D 1 \ ··· '3"

Design An Algorithm for Sync. 0 000 ... 0 0001" Extraction @ Rx End 0010 ..2" Question: What is the minimum D D 1 1 ··· 3" Umper of Bits in (3) do we need to establish Sync. 7 1111 ... "f" Remark 1: Minimum 8 Consecutive Bits with first 4 bits from Assemble Prefix and ID together alternating 3it Patter, e.g. DXA, 1010;000 or UXS is Needed to Estublish Sync. Given Unestion: Sync. Bused 8 bits U.S. Sync. Bused on 16 lits, which one gives Figher 1010;111 a pialiazi... iat ... (1) Confidence 7 Ans: (66:45) Question: What is the Now, Change 1010+0010 = 0x5 Therefore, number bits that gives the trighest confidence level? 50;51;52 ... ;5f ... /2) Integrate U) \$ (2) together, 16 Bytes 256 kt. Let's define Confidence level y as follows, ad al az, ..., af 50, 57, ..., Sf M= (Sync. Establish) total No.0/m with K bits) total No.0/m bit in Sync. e.g.
0xad,0xal,...,0x5f 32 Bytes (256 6:45) ~ (8)

Sept. 20 (Mon) Topics: 1° LISA Conclusion Zo Sase Band Signors with Definition mountation Techniques, ASK, FSK, PSK. 30 Project 1. Assignment Software Defined Radio Implementation of LISA. The Oct. 84h (Fri), 11:597m. Written Regiments to Be Posted on git & STOK CANVAS. Official (107ts) a. Lavo Line LISA" (Basedon Homework of Input Ditant Testing) b, RF. 'LISH". ASKRF BX & TX for the implementation. Example: Computer (Confidency Level, CL). for the Sync established Bused 8 bits duto from the Sync. Field. Sol. From Egy (4),

12 1 = 8 1 = 8 1 = 8 1 = 8 1 = 8 1 = 2 1 = 8 1 = 2 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3 1 = 3CMPE245 ΑΦ A1 A 5 5 5 5 1 ··· 5 f Linear: Index Arranged in a Linear fashion; Invariant: Capture 8 bit sync pattern regardless of its (their position(s); Conclusion: LISA algorithm Frovides Robust, Versutile Sync, Scheme to Allow Ni, Ni to Establish Sync (Hand Shaking) Homework: Write Ckt (or python) For your hardware platform, to Belive Buseline "LISA". (Due Sept. 27 monday)
a. Prompt the user for his her Timput for the Number of Bytes to establish Sync.

b. Implementation for" the Base



g_(t)= { for te[x, ts]

Frequeny Chanaderistics of the 13.13.

Signal:

Energy Distribution

Energy Distribution

as a function

3 of frequency

Zero Crossing

Z.C.

D.C.

Defined Between ZZ.Cs" 1st Index Zero Crossing": Barowith.

Eye Pattem:

Characterization of Base Band Signal

etric

IEEE 802.11b

Standard pp. 56