

August 25 (Wed) Note: ON your RF Bound. ZO Access to CPUTING e.g. GPIDPINS, SPI PINS. Homework: Purchase ASKRF module By Sept. 8th [wed) F143. OR ideally 'Sept 3rd (Fri) 2 Blocks & RX Note: To provide hardware Debugging CKT. ON Both Need to Be Forward. You may want to have the DC PWR Delivered via CATS Calobe From John Emhedded Bourd. 12545 POS (7in) : 8 Debugging Capability on the R.F. Board; 1) Objective: Tovismure/observe RF. modile, to Build GPID atout. RF Board. 1° ASK R.F. a LED (Red, Green), 4~10mA, Amplitude Switch Keying Connectors (to Cable to RF Board)

E RJ45 Right Angle Connectors Z. Rxi Receiving A piece of CATS Cuble (Ethernet)


So GPJO JA

Compounents J Resistors & External pwil GPJO JA

Compounents J Resistors & Trepulation Data Pin 7805,7812 DR

(וווז ?)

Honework: Tokethy Bring Your 5. PUR Stribution to RF Board: Wive Wropping Board for RFB a 5VOC is adequate Design, 4x3 Inch ; But RF. module Can be operated with To Rild FFB AggerPower, GVDC 1° Board 20 4 Standoffs OR 7.5 VDC may be needed during Debugg 30 Birld I/O I/F Testing CET. 1 To Lightup LED When ON Owtput "|" Sept 1. (Wed) To Turn off LED When CPU Owland "o" Ref: Itte 802. P github/Rudili/cmpez45/2018F Output Testing ``_7@\F_'' Tw Toggles to Vcc, when Vcc, ard Z. Topics: Design R.F. Donrd for the 1st homework. Zpts. (Hardware) Reads of "1" JW" "to FND, CPU From PP.Z. System View Reads as "O" Input Testing PF Board 4 CAT-S Ethernet Cible 72.745 Right Angle Connectors (2) The for Embedded; One for RF Board,



C.R. (Cognitive Tadio), SDIZ (Software Defined Padio),

multiple Bits in Sync. Design - More Reliable - Tobust performance

Maybe

Question: What is the general The Objective to P.F.

guideline in terms of design ning Board Cromenon K/Design:

Sync Field?

To Allow Ni, Ny to Sync. multiple tits of what? 2-Step Approach: 3 bits Exemple: 62 bl bb
2 = 8 0 0 0

2 = 8 0 1 0 Stepl. Based on Land Line; Step Z. then R.F (Wireless) Hence, R.F. Board will have to CAT-5 Support 20 Prious.

(TO Emb)

Togale S/W

P.F. Tx module

P.J. Tx module

R.F. Board

R.F. Board


Togale S/W

Togale S/W Transition & Change of State Tor Example "1" or Magnitude A "" Fig5.

Z.C. Sept 8 (W) Receiver Board) To provide test possible Topics: 1. Prototype for Handshaking Transitions, e.g., Z.C. (For LPC1769, NANO, OR your choice, such Fick OX5 Binary: 101 Note: NANO Boards are not delivered yet. So, please find your solution.

Note Z. Semester Long Project please form
4 Forson team; Example: Land-Line Based Design for
Hand shaking
F.F. CAT-5 (To Emb) Tuggle S/W - R.F. Tx modul Toggle SIW Tosting CATS (To the other V: To select wireless Input/ Receiver Board) t or Land Line Wyth) Commun Cation Testing Homework: Next Monday, Show+ Tell for Each Person's P.F. Protolyne Board. Things to show for the next class: 1. +x3" Prototype Board, the Binet Through-Hole; metal wating of the through-Holes any; 2. Stand offs 3. PJ45 Connectors (2x), Fight Angle; Mounted on the Board; 4. Testing Circuit | Output Testing Content" 1" from the Host Embedd System

Content "0" I trut testing I trut D' originated on your R.F. Board たず45-J 51-5175



Suppose we have a letter Sept13 (Monday) 1 a Hex Number

0 X 4 if

0 100 i 1 1 1 1 Binary

Equivalent Transis Topics: 1 Hardware platform. ZOSync Algorithm, LISA (Linear Invariant Sync. Algorithm) Ref: 1° ··· github, ID:~106. Dre to Noise the for target RISE-V 2021F-106 Correption may lead
to a fulne correct

Diloo il 1110

missing

Sync.

bit (System Du Chip) 20 github/fulili/Cmpez45/... Z02/F-105~ (NAND Connector) IPGA Solution (RISC-V), Iglus 2. 2 Board from Future Electronics 20 Sync is established b IP-Love for CPU in Veriloy Bused on "2 C" Can be down louded; The Change of the State of C TAP Plastics a Signal, For Example NAVOBoard. Connector J-41

Identify GPIO "'O" ~" |" ~" |" ~" O" Fretined Change is to Example: Let's consider the Design Of SyncField in Wireless Communication Consider 1° Place to define sync. Bits. Requirements: 1° Estublish Syncwith Change of State time t timed Sync. Bits 01010101 ...

OR 101010...

01010101 ... 27 ~ .. (1a) ~ · · · (16) 101010.

Consider Random Disturbances, alters one bit in the Synchicid. (1a)

of the Sync Field, e, g. the Beginning of the Fayload.

\$10101... 1 (Random Noise)

Suppose we know the sync. field Consists of 10 Bits. - Discourd the

1st abits untill we have old ...

Pattern again, to Satisfy the total Number of bids in the Sync, Definition.

Whestion: How to utilize the Sync

Pattern even when this pattern

is corrupted, And not to stat

over again?

(1) The Need to Re-use the Sync Field Even if it is corrupted;

(2) The Need to Known where is then doly