

# 3-7-4-1-lpc-hardware-2019-3-18.odp

CTI One Corporation

Version: x0.4

Date: Sep 7, 2018

Project Lead: Harry Li, Ph.D.

Team members:

Company confidential


# May-14-2019 UART-232-485 Hardware

#### **Board Layout**



#### Table 1 connectors

J1	RJ45	TCP/IP
J2	RS485	Modbus
J3	RS232	debugging



**LPCNOD** 



## May-14-2019 UART1 for 232 Hardware





Table 2. CPU module pins for Max232 (RS232)

CPU I	⊃in	Module Pin	MAX232	DB9 (Male) Pin
P0.15	TXD1/SCK0	J6-13 Tx	Tx1_in, 11	3 (from Tx1_out, 14)
P0.16	RXD1/SSEL0	J6-14 Rx	Rx1_out, 12	2 (to Rx_In, 13)

J6 and J2 (version D) are pin-to-pin compatible



### May-14-2019 LPCNOD UART





#### May-14-2019 UART-RS232 with Caps

#### MIXIM

+5V-Powered, Multichannel RS-232 Drivers/Receivers

 $V_{+}$ 15 GND 14 T100 C1-1/XI/ MAX220 13 R1<sub>IN</sub> C2+ MAX232 12 R1011 C2- 5 MAX232A 11 T1IN T2<sub>0UT</sub> R20U R<sub>2IN</sub> 8 DIP/SO


Table 1. Bill of Material

CAPACITANCE (μF)					
DEVICE	C1	C2	C3	C4	C5
MAX220	0.047	0.33	0.33	0.33	0.33
MAX232	1.0	1.0	1.0	1.0	1.0
MAX232A	0.1	0.1	0.1	0.1	0.1

Note: all these caps are polarity based capacitors, Figure 1

Reference: from MAX232 Datasheet

Note: (1) external caps for low pass filter noise removal; (2) pay attention to the caps polarity.





## May-14-2019 UART2 for 485 Hardware





Table 2. CPU module pins for Max232 (RS232)

CPU F	Pin	Module Pin	MAX232	DB9 (Male) Pin
P0.15	TXD1/SCK0	J6-13 Tx	Tx1_in, 11	3 (from Tx1_out), 14
P0.16	RXD1/SSEL0	J6-14 Rx	Rx1_out, 12	2 (to Rx_In), 13



## Mar-19-2019 Prototype Design





#### Mar-19-2019 TCP/IP Hardware

