

# 1. Description

# 1.1. Project

Project Name	elastic_actuator_controller
Board Name	NUCLEO-F446RE
Generated with:	STM32CubeMX 6.0.0
Date	01/11/2021


### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F446
MCU name	STM32F446RETx
MCU Package	LQFP64
MCU Pin number	64

# 1.3. Core(s) information

Core(s)	Arm Cortex-M4

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number LQFP64	Pin Name (function after	Pin Type	Alternate Function(s)	Label
	reset)			
1	VBAT	Power		
2	PC13	I/O	GPIO_EXTI13	B1 [Blue PushButton]
3	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
4	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
5	PH0-OSC_IN	I/O	RCC_OSC_IN	
6	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
9	PC1	I/O	SPI2_MOSI	
10	PC2	I/O	SPI2_MISO	
12	VSSA	Power		
13	VDDA	Power		
16	PA2	I/O	USART2_TX	USART_TX
17	PA3	I/O	USART2_RX	USART_RX
18	VSS	Power		
19	VDD	Power		
22	PA6	I/O	TIM3_CH1	
23	PA7	I/O	TIM3_CH2	
29	PB10	I/O	SPI2_SCK	
30	VCAP_1	Power		
31	VSS	Power		
32	VDD	Power		
33	PB12 *	I/O	GPIO_Output	NSS
41	PA8	I/O	TIM1_CH1	
42	PA9 *	I/O	GPIO_Output	DIR
46	PA13	I/O	SYS_JTMS-SWDIO	TMS
47	VSS	Power		
48	VDD	Power		
49	PA14	I/O	SYS_JTCK-SWCLK	тск
55	PB3 **	I/O	SYS_JTDO-SWO	SWO
58	PB6	I/O	TIM4_CH1	
59	PB7	I/O	TIM4_CH2	
60	BOOT0	Boot	_	
61	PB8	I/O	I2C1_SCL	
62	PB9	I/O	 I2C1_SDA	
63	VSS	Power		
64	VDD	Power		

*	The	pin	is	affected	with	an	I/O	function
---	-----	-----	----	----------	------	----	-----	----------

<sup>\*\*</sup> The pin is affected with a peripheral function but no peripheral mode is activated

# 4. Clock Tree Configuration



# 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	elastic_actuator_controller
Project Folder	D:\elastic_robot_arm\source\fw\elastic_robot_arm
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.25.1
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

# 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	IP Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_USART2_UART_Init	USART2
5	MX_TIM1_Init	TIM1
6	MX_TIM3_Init	TIM3
7	MX_TIM4_Init	TIM4
8	MX_TIM2_Init	TIM2
9	MX_I2C1_Init	I2C1
10	MX_SPI2_Init	SPI2

	elastic_actuator_controller Project	
	Configuration Report	
Dogo 7		

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F446
MCU	STM32F446RETx
Datasheet	DS10693_Rev6

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


# 6.4. Sequence

	1	
Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	RAM/FLASH/REGON/ART/P REFETCH	n/a
CPU Frequency	180 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	46 mA	55 μA
Duration	0.1 ms	0.9 ms
DMIPS	225.0	0.0
Ta Max	98.02	104.99
Category	In DS Table	In DS Table

### 6.5. Results

Sequence Time	1 ms	Average Current	4.65 mA
Battery Life	1 month	Average DMIPS	225.0 DMIPS

### 6.6. Chart



# 7. IPs and Middleware Configuration

#### 7.1. **GPIO**

#### 7.2. I2C1

**I2C: I2C** 

#### 7.2.1. Parameter Settings:

#### **Master Features:**

I2C Speed Mode Standard Mode

I2C Clock Speed (Hz) 100000

**Slave Features:** 

Clock No Stretch Mode Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0
General Call address detection Disabled

#### 7.3. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

#### 7.3.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Enabled

#### 7.4. SPI2

#### **Mode: Full-Duplex Master**

#### 7.4.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 64 \*

Baud Rate 703.125 KBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled
NSS Signal Type Software

#### 7.5. SYS

**Debug: Serial Wire** 

**Timebase Source: SysTick** 

#### 7.6. TIM1

**Channel1: PWM Generation CH1** 

#### 7.6.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 18-1 \*
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 400-1 \*

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### **Break And Dead Time management - BRK Configuration:**

BRK State Disable BRK Polarity High

#### **Break And Dead Time management - Output Configuration:**

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

#### **PWM Generation Channel 1:**

Mode PWM mode 1
Pulse (16 bits value) 200 \*

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

#### 7.7. TIM2

**Clock Source: Internal Clock** 

#### 7.7.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 9000-1 \*

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) 10-1 \*

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### 7.8. TIM3

**Combined Channels: Encoder Mode** 

#### 7.8.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1 and TI2 *
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
7.9. TIM4	de
7.9. TIM4 Combined Channels: Encoder Mod	de
7.9. TIM4  Combined Channels: Encoder Mod 7.9.1. Parameter Settings:	le
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value)	d <b>e</b>
7.9. TIM4  Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings:	
7.9. TIM4  Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)	0 Up
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value) Counter Mode	0 Up
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value) Counter Mode Counter Period (AutoReload Register - 16 bits value)	0 Up 65535
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Period (AutoReload Register - 16 bits value ) Internal Clock Division (CKD)	0 Up 65535 No Division
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value ) Internal Clock Division (CKD) auto-reload preload	0 Up 65535 No Division
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value ) Internal Clock Division (CKD) auto-reload preload Trigger Output (TRGO) Parameters:	0 Up 65535 No Division Disable
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value ) Internal Clock Division (CKD) auto-reload preload Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed)
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value ) Internal Clock Division (CKD) auto-reload preload Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed)
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) auto-reload preload Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection Encoder:	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) auto-reload preload Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection Encoder: Encoder Mode	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value ) Internal Clock Division (CKD) auto-reload preload Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection Encoder: Encoder Mode Parameters for Channel 1	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)  Encoder Mode TI1 and TI2 *
7.9. TIM4 Combined Channels: Encoder Mod 7.9.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) auto-reload preload Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection Encoder: Encoder Mode Parameters for Channel 1 Polarity	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)  Encoder Mode TI1 and TI2 *  Rising Edge

Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
- 40 1104	
7 10 11CART2	

**Mode: Asynchronous** 

# 7.10.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

<sup>\*</sup> User modified value

# 8. System Configuration

# 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
I2C1	PB8	I2C1_SCL	Alternate Function Open Drain	Pull-up	Very High	
	PB9	I2C1_SDA	Alternate Function Open Drain	Pull-up	Very High	
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI2	PC1	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC2	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB10	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	TCK
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	Pull-up *	Low	
	PA7	TIM3_CH2	Alternate Function Push Pull	Pull-up *	Low	
TIM4	PB6	TIM4_CH1	Alternate Function Push Pull	Pull-up *	Low	
	PB7	TIM4_CH2	Alternate Function Push Pull	Pull-up *	Low	
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USART_TX
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USART_RX
Single Mapped Signals	PB3	SYS_JTDO- SWO	n/a	n/a	n/a	swo
GPIO	PC13	GPIO_EXTI13	External Interrupt	No pull-up and no pull-down	n/a	B1 [Blue PushButton]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
			Mode with Falling edge trigger detection			
	PB12	GPIO_Output	Output Push Pull	Pull-up *	High *	NSS
	PA9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	DIR

### 8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART2_TX	DMA1_Stream6	Memory To Peripheral	Low
I2C1_TX	DMA1_Stream7	Memory To Peripheral	Low
SPI2_RX	DMA1_Stream3	Peripheral To Memory	Low
SPI2_TX	DMA1_Stream4	Memory To Peripheral	Low

#### USART2\_TX: DMA1\_Stream6 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### I2C1\_TX: DMA1\_Stream7 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### SPI2\_RX: DMA1\_Stream3 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### SPI2\_TX: DMA1\_Stream4 DMA request Settings:

Mode: Circular \*
Use fifo: Disable

Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Byte
Memory Data Width: Byte

# 8.3. NVIC configuration

# 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
DMA1 stream3 global interrupt	true	0	0	
DMA1 stream4 global interrupt	true	0	0	
DMA1 stream6 global interrupt	true	0	0	
TIM2 global interrupt	true	0	0	
I2C1 event interrupt	true	0	0	
SPI2 global interrupt	true	0	0	
USART2 global interrupt	true	0	0	
DMA1 stream7 global interrupt	true	0	0	
PVD interrupt through EXTI line 16		unused		
Flash global interrupt		unused		
RCC global interrupt		unused		
TIM1 break interrupt and TIM9 global interrupt		unused		
TIM1 update interrupt and TIM10 global interrupt		unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused			
TIM1 capture compare interrupt	unused			
TIM3 global interrupt	unused			
TIM4 global interrupt		unused		
I2C1 error interrupt	unused			
EXTI line[15:10] interrupts	unused			
FPU global interrupt	unused			

# 8.3.2. NVIC Code generation


Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
Non maskable interrupt	true	true	false
Hard fault interrupt	true	true	false

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Memory management fault	true	true	false
Pre-fetch fault, memory access fault	true	true	false
Undefined instruction or illegal state	true	true	false
System service call via SWI instruction	true	true	false
Debug monitor	true	true	false
Pendable request for system service	true	true	false
System tick timer	true	true	true
DMA1 stream3 global interrupt	true	true	true
DMA1 stream4 global interrupt	true	true	true
DMA1 stream6 global interrupt	true	true	true
TIM2 global interrupt	true	true	true
I2C1 event interrupt	true	true	true
SPI2 global interrupt	true	true	true
USART2 global interrupt	true	true	true
DMA1 stream7 global interrupt	true	true	true

<sup>\*</sup> User modified value

# 9. System Views

- 9.1. Category view
- 9.1.1. Current



### 10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00141306.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00135183.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00155929.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040802.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040808.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00154959.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application\_note/DM00161778.pdf http://www.st.com/resource/en/application\_note/DM00213525.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00220769.pdf Application note http://www.st.com/resource/en/application\_note/DM00227538.pdf http://www.st.com/resource/en/application\_note/DM00257177.pdf Application note http://www.st.com/resource/en/application\_note/DM00272912.pdf Application note http://www.st.com/resource/en/application note/DM00226326.pdf Application note Application note http://www.st.com/resource/en/application note/DM00236305.pdf Application note http://www.st.com/resource/en/application note/DM00281138.pdf Application note http://www.st.com/resource/en/application note/DM00296349.pdf Application note http://www.st.com/resource/en/application\_note/DM00327191.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf Application note http://www.st.com/resource/en/application\_note/DM00373474.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf http://www.st.com/resource/en/application\_note/DM00380469.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf Application note http://www.st.com/resource/en/application\_note/DM00431633.pdf Application note http://www.st.com/resource/en/application note/DM00493651.pdf Application note http://www.st.com/resource/en/application\_note/DM00536349.pdf