Computer-Aided VLSI System Design
Lab6: Innovus Lab (2/3)

TA: 邱仁皓 r12943008@ntu.edu.tw

Introduction

In this lab, you will learn how to use Innovus to run the APR flow, and generate the required data for demonstration.

Data Preparation

1. **Innovus_Lab** from Lab5 contains
   - **design_data**
     A. CHIP.v
     B. CHIP.ioc
     C. CHIP.sdc
     D. CHIP_scan_ideal.sdc
   - **library/celtic**
     A. fast.cdB
     B. slow.cdB
   - **library/tsmc13_8lm.cl**
     A. icecaps_8lm.tch
   - **library/gds**
     A. tsmc13gfsg_fram.gds
     B. tpz013g3_v2.0.gds
   - **library/lef**
     A. tsmc13fsg_8lm_cic.lef
     B. tpz013g3_8lm_cic.lef
     C. RF2SH64x16.vclef
     D. antenna_8.lef
   - **library/lib**
     A. slow.lib
     B. fast.lib
     C. tpz013g3wc.lib
     D. tpz013g3lt.lib
     E. RF2SH64x16_slow_syn.lib
     F. RF2SH64x16_fast@0C_syn.lib
   - **library**
     A. streamOut.map
     B. tsmc013.capTbl
     C. addIoFiller_tpz.cmd
     D. mmmc.view

Power Planning

1. Start Innovus:
   1.1 Source the licenses:
   % **source /usr/cad/innovus/CIC/license.cshrc**
   % **source innovus.cshrc**
   (In this Lab, source innovus.cshrc from NTU COOL instead)
   1.2 % **innovus** (remember do not use background execution)
2. Restore file
   - Open ***File → Restore Design…***
   - Choose ◆ Innovus
3. Restore Design File: **DBS/floorplan**
4. Add Power Rings
   4.1 Open ***Power → Power Planning → Add Ring…***
   4.2 In the Basic tab:
      4.2.1 Fill in Net(s) names: **VDD VSS**
      4.2.2 Specify metal layers and width
      - Top Layer: **METAL3 H** Width: **8**
      - Bottom Layer: **METAL3 H** Width: **8**
      - Left Layer: **METAL2 V** Width: **8**
      - Right Layer: **METAL2 V** Width: **8**

      4.2.3 Click Update button
      4.2.4 Choose ◆ **Offset: Center in channel**
   4.3 In the Advanced tab:
      4.3.1 Configure wire group
      - ◆ Wire group
      - Number of bits: **4**
      - ◆ Interleaving

   4.4 Apply the specification:
      4.4.1 Click Apply button
      4.4.2 Click Cancel button

Check if the ring is correctly created. If not, click **undo** button (in Innovus toolbar) and repeat steps 4.1~4.4 again.





5. Connect Core Power Pin

5.1 Open ***Route → Special Route…***

5.2 In the Basic tab:

5.2.1 Fill in Net(s) names: **VDD VSS**

5.2.2 Set the following configuration

- ◇ Block Pins
- ◆ Pad Pins
- ◇ Pad Rings
- ◇ Follow Pins
- ◇ Floating Stripes

Ignore errors of core power pad here.



5.3 In the Advanced tab:

5.3.1 Select **Pad Pins**

5.3.2 Number of Connections to Multiple Geometries: ◆ All



5.4 In the Via Generation page:

➢ Make Via Connections To: ◆ Core Ring



5.6 Click OK button

6. Save file
   - Open ***File → Save Design…***
   - Choose ◆ Innovus
   - File Name: **DBS/powerring**



7. Add Stripes

   7.1 Open ***Power → Power Planning → Add Stripe…***

   7.2 Create vertical power stripes:

      7.2.1 Specify metal layer, width, direction and spacing
      - Net(s): **VDD VSS**
      - Layer: **METAL4**
      - Directions: **Vertical**
      - Width: **2**
      - Click Update Button

      7.2.2 Specify set-to-set distance
      - Set-to-set distance: **100**

      7.2.3 Specify locations by Relative from core or selected area
      - Start from: ◆ **Left**
      - Relative from core or selected area Start: **100** Stop: **0**

      7.2.4 Click Apply button



7.3 Create horizontal power stripes:

7.3.1 Specify metal layer, width, direction and spacing

- Net(s): **VDD VSS**
- Layer: **METAL5**
- Directions: **Horizontal**
- Width: **2**
- Click Update Button

7.3.2 Specify set-to-set distance

- Set-to-set distance: **80**

7.3.3 Specify locations by Relative from core or selected area

- Start from: ◆ **Bottom**
- Relative from core or selected area Start: **20** Stop: **0**

7.3.4 Click Apply button

7.3.5 Click Cancel button



8. Save file
   - ➢ Open ***File → Save Design…***
   - ➢ Choose ◆ Innovus
   - ➢ File Name: **DBS/powerstripe**
9. Connect Standard Cell Power Line

   9.1 Open ***Route → Special Route…***

   9.2 In the Basic tab:

   9.2.1 Fill in Net(s) names: **VDD VSS**

   9.2.2 Set the following configuration
   - ➢ ◇ Block Pins
   - ➢ ◇ Pad Pins
   - ➢ ◇ Pad Rings
   - ➢ ◆ Follow Pins
   - ➢ ◇ Floating Stripes

9.3 In the Via Generation page:

➢ Make Via Connections To: ◆ Core Ring ◆ Stripe ◆ Block Ring

9.4 Click OK button

Add IO Filler

1. innovus # > **source library/addIoFiller_tpz.cmd**



Verify Geometry & Connectivity

1. Verify geometry
   1.1 innovus # > **verify_drc**

```
Verification Complete : 0 Viols.
```

2. Verify connectivity
   2.1 Open ***Verify → Verify Connectivity …***
   2.2 Net Type ◆ **Special Only**
   2.3 Nets ◆ Named: **VDD VSS**
   2.4 Click OK button

```
Begin Summary
  Found no problems or warnings.
End Summary
```

3. Save file
   - Open ***File → Save Design…***
   - Choose ◆ Innovus
   - File Name: DBS/powerplan

If there are dangling wires, use hot key T (shift + t) to fix it.

Placement

1. innovus # > **createBasicPathGroups -expanded**
2. innovus # > **get_path_groups**
3. innovus # > **place_opt_design**

Change to **Physical View**  to check if the cells are placed correctly.



4. Save file
   - Open ***File → Save Design…***
   - Choose ◆ Innovus
   - File Name: DBS/place
5. In-Place Optimization – Before Clock Tree Synthesis
   5.1 Open ***Timing → Report Timing…***
   5.2 Perform First Encounter trial route to model the interconnection RC effects
   - Design Stage ◆ pre-CTS
   - Analysis Type ◆ Setup
   - Click OK button




```
------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------

Setup views included:
 av_func_mode_max

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  3.443  |  0.332  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+--------------------------------+------------------+
|                |              Real              |       Total      |
|    DRVs        +------------------+-------------+------------------|
|                |  Nr nets(terms)  | Worst Vio   |  Nr nets(terms)  |
+----------------+------------------+-------------+------------------+
|   max_cap      |      0 (0)       |   0.000     |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000     |      0 (0)       |
|   max_fanout   |    110 (110)     |    -60      |    111 (111)     |
|   max_length   |      0 (0)       |     0       |      0 (0)       |
+----------------+------------------+-------------+------------------+
```

5.3 If there are negative timing slacks or DRVs, open ***ECO → Optimize Design…***

5.4 Perform pre-CTS IPO

- Design Stage ◆ pre-CTS

- Optimization Type
  - Setup
  - Design Rules Violations
  - Max Cap
  - Max Tran
  - Max Fanout
- Click OK button




```
------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------

Setup views included:
 av_func_mode_max

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  3.479  |  0.280  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |             Real              |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+
```

6. Save file
   - Open ***File → Save Design…***
   - Choose ◆ Innovus
   - File Name: DBS/place

Checkpoints

1. Take a screenshot after powerplan (IO filler is added) and show verification results of DRC and connectivity.




```
  VERIFY DRC ..... Sub-Area: {884.000 884.000 1058.820 1058.620} 36 of 36
  VERIFY DRC ..... Sub-Area : 36 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 1.0M) ***

innovus 7>
```

```
******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Nov 18 14:58:56 2024

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1058.8200, 1058.6200)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VDD
*** Checking Net VSS

Begin Summary
  Found no problems or warnings.
End Summary

End Time: Mon Nov 18 14:58:56 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)
```

2. Take a screenshot after placement (physical view) and show the pre-cts setup time analysis report (ensure the slack of setup time >= 0 and no DRVs)




```
------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------

Setup views included:
 av_func_mode_max

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  3.479  |  0.280  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |             Real              |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+
```

Submission

1. **Due Tuesday, Nov. 19, 19:00. No delay is allowed.**

2. Selected students need to take snapshots of the results shown in the previous section, record them into a PDF file, and submit it to NTU COOL.
   Title: CVSD_Lab6_studentID (E.g. CVSD_Lab6_r12943008.pdf)