

Formal Verification with Cadence Jasper

Hugh Lo

Sr. Principal Application Engineer


Dec. 2024

cādence



Formal Verification Introduction

What is formal verification?



Spec → properties


Key differences between simulation and formal

	Simulation	Formal
Scope	Simulation can only detect bugs	Formal proves absence of bugs
Inputs	User creates given stimulus set	User specifies only illegal stimulus
Testbench	TB is a complicated wrapper around design	TB is a set of properties connected to design

Simulation: Input-Driven

DD/DVs create generators to drive stimulus and sensitize the design


DD/DVs create checkers to observe design and flag for errors



Formal Analysis: Spec-Driven


Initially formal will drive all possible stimulus through the design (legal and illegal)

DD/DV create **assertion/covers** to list the behaviors/specs which wants to be verified




Reachable States in Formal

- Let's analyze which states of a DUT are reachable
 - Example: 2 inputs (i1, i2) and 1 internal element q q = i1 & i2;



Design State Space in Formal

 Formal uses math algorithms to create the State Space for a given DUT and determine which states are reachable or unreachable




Unreachable states are not going to be analyzed during the property validation



Property Analysis

- After we have all the reachable states, formal solves each of your <u>properties</u> against them
 - Report a Counter-Example (CEX) when assert properties are violated by a reachable state
 - Report a cover trace when <u>cover properties</u> are <u>hit</u> by a reachable state
 - Report "unreachable" if none of the reachable states can hit cover properties
 - Report "proven" in none of the reachable states violate the assertions




Waveform saved in database


Waveform saved in database

No reachable state violated this assertion

Constraints

- Not all reachable design states are legal in the context of the design functionality
- Assume properties tell formal what is legal
 - Any trace that is found for a cover property will honor all assumptions
 - Any failing assertion (counter-example) will honor all assumptions







Proof Results

CEX or Covered

Þ	Type △ 🏽	Bound
×	Assert	12
✓∕	Cover	49

- Formal found a state that hits a property
- Assertion failure
- Cover hit
- Waveform available

		\	L
1			

Undetermined

Not possible with simulation!

Y	Type 🔻	Bound
%	Assert	7 -
3	Cover	7 -

- Formal analyzed a subset of all reachable states
- Assertion cannot fail in less than 7 cycles
- Cover is not reachable in less than 7 cycles

Proven or Unreachable

(Full Proof)

Y	Type △ 🏻	Bound
✓	Assert	Infinite
×	Cover	Infinite

- Formal analyzed all reachable states
- Impossible to violate assertion
- Impossible to hit cover

A Simple Example



Constraints

```
// a) If FIFO is full, then there shouldn't be any further writes
asm_no_write_when_full: assume property ((full |-> !write_en));
// b) If FIFO empty, then there shouldn't be any further reads
asm_no_read_when_empty: assume property ((empty |-> !read_en));
```

Control inputs

Assertions

```
// c) FIFO cannot have full and empty asserted at the same time
ast_no_full_and_empty: assert property (!(full && empty));

// d) FIFO must keep full asserted until a read occurs
ast_remain_full_until_read:...((full & !read_en) |=> full);

// e) FIFO must keep empty asserted until a write occurs
ast_remain_empty_until_write:...((empty & !write_en) |=> empty);
```

Verify DUT



A Simple Example







Full Proof: Impossible to violate this assertion

Undetermined: No failure found in 157 cycles

Counterexample:

Found 14-cycle failure







Assertion

Failure

Strengths and Challenges of Formal

Strengths



More comprehensive than simulation



Simpler debug than simulation



Leads to higher quality



Improves productivity and schedule

Challenges



Requires a different mindset than simulation



Consider the DUT complexity



Metrics are just as important as simulation



May require learning some formal techniques






Cadence Jasper Platform

Jasper Formal Apps

Cadence Verification Suite




Jasper: Easiest Formal Verification Platform

Solve specific verification problems with targeted Jasper® Apps



Highly interactive **formal debug** transforms to fit the App



Broad formal engine and infrastructure

Assertion Based Verification IPs for AMBA and other common protocols


Programmable Interface via TCL

ProofGrid™ Manager assigns best engine for task



Handoff higher quality Breadth of Jasper Apps Across Flow code earlier (shift left) Designers Improve quality through exhaustive verification Formal DV Offload simulation, find Algorithm Verification corner-case bugs Safety & Security Incremental Change C2RTL Sim Coverage Closure Verification Verification UNR SEC Algorithm Development UNR SPV **Block Development Block/Subsystem Verification** SLINT SoC \$ CDC **FVIP** XPROP **CSR** œ Design Bring-up DESIGN CSR FPV COV & Handoff Core Functional Register Map Integration Verification Verification Verification

Jasper Use Models



How are customers using Jasper?

Formal to "Shift Left"

RTL Design Optimization

- Leverage JG-Superlint for Linting and Auto-formal checks
- Enable FormalVIP for fast ramp-up on protocol verification

"FV wherever we can"

Formal Sign-off

- Select the best tool for each verification objective
- Jasper can enable innovative approaches to your verification problems
- Use Formal Techniques where it's high effort to generate stimuli testbenches for simulation or to catch complex corner case bugs

Security and Low-Power Verification

 Security Path Verification (SPV), Functional Safety Verification (FSV), and Low Power Verification (LPV) to prevent security holes in hardware



Verifying a Complex Crossbar with Multiple Transaction Types



FSM automatic formal check methodology for broad deployment



Accelerate DDR-PHY Formal Verification using DFI5 FVIP



Bootstrapping Formal Coverage Analysis



End-to-End Formal Signoff Methodology



FV Signoff in the Context of Mainstream Formal Verification




HW Security Path Validation Using Formal Methods: Intel Case Studies



Towards Enabling Security Formal Verification of the Load-Store Unit of A-class Arm CPUs using SPV App



Customer Successes



Best-in-Class Jasper Formal Verification Platform

- Jasper™ is the industry's leading formal verification platform
 - Adopted in 19 of the top 20 semiconductor companies.
- Fastest and most scalable formal verification solution
 - Proves properties and finds bugs faster, on wider range of bigger designs.
 - Largest R&D team by far ensures we stay ahead.
- Easiest formal verification solution to adopt
 - Comprehensive range of formal apps that automate property generation for specific tasks.
 - Powerful root-cause analysis and design exploration with the Visualize™ environment.

Formal Technology Leadership

- Higher verification throughput.
- On bigger designs.
- With optimal compute resource (in-house or cloud).






Introduction to SVA

What is SVA?

- SVA stands for System Verilog Assertion
- SVA is a language for expressing <u>properties</u>
 - Not only assertions, but covers and assumptions too!
 - Can be mixed with Verilog, SystemVerilog, and VHDL
- SVA was part of old SystemVerilog Accellera standard
- IEEE approved SystemVerilog as IEEE Std 1800-2005 on 11/09/2005
 - LRM can be downloaded from: http://ieeexplore.ieee.org



Formal Testbench



Being Successful with SVA


- First, describe intent in your **natural language**, then code
 - "A and B should never be high at the same time"
 - "if X happens, then I should see Y within N cycles"
 - "either P or Q should be low if design is in state S"
- The key to learning SVA is to learn a small productive subset of the language
 - Only 5-6 operators and 3-4 built-in functions is all you need!
- Write complex properties using glue logic, NOT complex SVA operators
 - Simple Verilog logic to keep track of events/state: state machines, counters, FIFOs, etc.
 - Refer to glue logic in SVA properties



SVA Example: Invariants

- Something that should always or never happen!
- e.g. "Should never see a Grant without a Request"


```
no_GntA_without_ReqA: assert property (not(GntA && !ReqA));
```






SVA Example: Same-Cycle Implications

- Something that should never happen IF a condition is met
- Assertion holds when:
 - a) Condition is met and consequence is true
 - b) Condition is not met
- e.g. "If A gets a grant, then B must not"



SVA Example: Next-Cycle Implications

- Possible to delay checking consequence by one cycle
- e.g. "any GntX is always followed by Busy"




Sequences: Multi-Cycle events

- An intermediate cover point used to specify an order of events in a property
- Sequences are described using ## operator


A ##2 B

"A happens then exactly 2 cycles later B happens"




A ##[1:3] B

"A happens then 1 to 3 cycles later B happens"



A ##[3:\$] B


"A happens then 3 or more cycles later B happens"






Sequences

Repetition operator [*N] is also sometimes useful:



Occurrence operator [=N]



SVA Example: Sequences

Sequences can be used in most places where you would write an expression

"Should never see two grants to A in successive cycles"


```
GntA_strobe: assert property (
  not (GntA [*2])
);
```


"Busy pulse should only happen if no request"


```
Busy_hold: assert property (
   (!Busy ##1 Busy ##1 !Busy) |-> !ReqA
);
```

"Request should be followed by Grant in 1 to 2 cycles"

```
Req_to_Gnt: assert property (
   ReqA |-> ##[1:2] GntA
);
```







Built-In Functions

Cambinatarial

Function	Description	Example		
<pre>\$onehot \$onehot0</pre>	Returns true if argument has exactly one bit set (one-hot) or at most one bit set (one-hot-zero)	"At most one grant should be given at a time" assert property (\$onehot0({GntA,GntB,GntC});		
\$countones \$countzeros	Returns the number of ones/zeros in the argument	"Should never see more than 4 dirty lines" assert property (\$countones(Valid & Dirty) <= 4);		

Built-In Functions

Tamparal

Function	Description	Example
\$stable	Returns true if argument is stable between clock ticks	"Data must be stable if not ready" assert property (!Ready => \$stable(Data));
\$past	Return previous value of argument	"If active, then command must not be IDLE" assert property (active -> \$past(cmd) != IDLE);
\$rose	Returns true if argument is rising, that is, was low in previous clock cycle and is high on current clock cycle	<pre>"Request must be followed by Valid rising" assert property (Req => \$rose(Valid));</pre>
\$fell	Returns true if argument is falling, that is, was high in previous clock cycle and is low on current clock cycle	"If Done falls, then Ready must be high" assert property (\$fell(Done) -> Ready);

SVA in Formal

All you need to know to be successful with SVA:

Implication

a |=> b

Sequences

Combinatorial Functions

```
$onehot(a)
$onehot0(b)
$countones(c)
$countzeros(d)
```

Temporal Functions



SVA Mechanisms to Embed Properties

```
× Property Table
                                                                                    Design Hierarchy
                   fifo.v
    Inline RTL
                                                                                     🌠 😅 🔞 Filter on name
                                                                                         ☐ ☐ instA (instA)
 module fifo (input clk, rst n, read, output empty, ...)
                                                                                                               ▼ Type ▼ Name
                                                                                       // Actual FIFO code:
                                                                                                              Assert
                                                                                                                        top.instB.fifo i.input no underflow
                                                                                           fifo i (fifo)
                                                                                         instC (instC)
     `ifdef ASSERTS ON
        logic ...
        ast no underflow: assert property (not(read && empty));
 endmodule
Use bind construct fifo bind.sv
                                                                                    Design Hierarchy
                                                                                                             × Property Table
 module fifo checker (input clk, rst n, read, empty);
                                                                                     top (top)
                                                                                                               🌃 😅 📉 Filter on name
                                                                                        ☐ ☐ instA (instA)
                                                                                                                ▼ Type ▼ Name
    // FIFO must not underflow
                                                                                      instB (instB)
                                                                                                               Assert
                                                                                                                       top.instB.fifo i.fifo checker i.input no underflow
                                                                                        🖃 🔃 🕃 fifo_i (fifo)
    ast no underflow: assert property (not(read && empty));
                                                                                           fifo checker i (fifo checker)
 endmodule
                                                                                        ☐ II instC (instC)
                                                                                                             Best for DV
    bind fifo fifo checker fifo checker inst(.clk(clk), ...);
                                                                                                                     × Property Table
                                                                                    Design Hierarchy
                  jg fifo.tcl
  Create in TCL
                                                                                         top (top)
                                                                                                                        🌃 😅 📉 Filter on name
                                                                                         ☐ : instA (instA)
                                                                                                                        ▼ Type ▼ Name
 analyze ...
                                                                                       instB (instB) instB instB)
 elaborate ...
                                                                                                                        Assert
                                                                                                                                  input no underflow
                                                                                           ☐ 🕃 fifo i (fifo)
                                                                                         ☐ I instC (instC)
 assert -name ast no underflow {not(instB.fifo i.read && instB.fifo i.empty)}
```


Glue Logic

- When verifying or modeling complex behaviors, introducing auxiliary logic to observe and track events can greatly simplify coding
 - This logic is commonly referred to as "glue logic"
- Once glue logic is in place, expressing SVA properties may be trivial
- Glue logic comes at no extra price
 - Jasper does not care whether property is all SVA or SVA+glue logic
 - Recommendation is to choose based on clarity



Formal Testbench

Glue Logic monitors design and feeds properties










Formal Property Verification (FPV) basic


Formal Property Verification (FPV) Flow



The basic app with the highest flexibility to run formal




Read Design and Property (Compilation)





Setup and Running the Proof

Clock/Reset: Specify clocks and resets with the help from Clock Viewer and Reset

Analysis








Design Setup

Proof Results

By double-clicking a failed assertion or a covered property, we can see the trace waveform.






Visualize Interactive UI Key Features


Source: www.deepchip.com

"Jasper Visualize is an incredible debug tool. We use it for debugging, finding root causes, and exploring."




Property that fails earliest

Jasper Usage for Designers vs. Verification Team



Design Exploration using Visualize TM

- Goal: Automatically generate waveforms for expected behaviors to catch bugs
- Specify the target and let the formal engines generate the stimulus
- Interactively modify waveforms



Automatic Formal Checks


- Goal: Remove bugs that can be automatically detected
- ✓ Automatic checks from Superlint, CDC, XPROP
- ✓ (Optional) Leverage Formal VIP for interface constraints & checks

Designer Formal Analysis

- ✓ Goal: Robust unit-level analysis without any unit-level simulation!
- ✓ Adds User SVA for functional constraints & checks

Design Bring-Up & Handoff






Formal Verification

- ✓ Goal: Full Proofs, Bounded Proofs and Deep Bug Hunting
- ✓ May integrate multiple blocks
- Potentially complex Constraints required
- ✓ Exhaustively exercise design states
- ✓ Optionally measure coverage for sign-off
- Use Visualize for interactive debug



Mini FPV Demo Case





Jasper Formal Coverage Analysis

Measuring Coverage


- Stimuli Coverage: What code or functionality is reachable by the formal testbench?
 - Collected during classic formal or bug-hunting
 - Gives confidence that formal testbench is able to exercise all behavior that could yield a bug
- Checker Coverage: Is my formal checking complete?
 - Determines how much of the design is checked by assertions
 - Gives confidence that formal checking is complete enough to detect a bug
- Formal Coverage: Consolidation of Stimuli and Checker Coverage results
 - Cover item is marked "covered" if both its Stimuli and Checker results are "covered"
 - Provides a single-metric view of formal verification coverage



Stimuli Coverage

What code or functionality is reachable by the formal testbench?

- Formal engines attempt to find the stimuli necessary to "hit" a cover
- Result is Covered, Uncovered, Unreachable, or Deadcode



Stimuli Coverage – Unreachable vs. Deadcode


Deadcode status

- Formal engines have determined cover is unreachable without constraints (assumes) applied
- Any covers initially found unreachable are automatically re-run with constraints disabled to determine if they are deadcode

Overconstraint status

Formal engines have determined cover is unreachable with constraints (assumes) applied


DUT






Checker Coverage Type – Cone-Of-Influence Measurement

- Determines the cover items in the COI of each assertion
- Finds the union of the assertion COIs
- The remaining <u>Out of COI cover items</u> indicate holes in the assertion set code that is not checked by any asserts




Checker Coverage Type – Proof Core Measurement

- Represents the portion of the design verified by formal engines
- Subset of the COI COI represents the maximum potential of proof coverage
- Engines abstract a portion of the design during the proof process, iteratively consider a larger portion of the design until a proof, or bounded proof, is established
- Anything outside the "proof core" was unnecessary for proof, therefore not being checked
- Key metric for showing formal verification progress




Proof Coverage

How to interpret the result




Proof Coverage


How to interpret the result



Coverage Analysis – Summary View



Mini COV Demo Case





© 2024 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks or registered trademarks or registered trademarks or Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks or trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks are the property of their respective owners.