

Computer-Aided VLSI System Design

Lab2: Waveform Debugging

TA: 邱仁皓 r12943008@ntu.edu.tw

Introduction

In this lab, you will learn:

1. How to dump FSDB waveform file through VCS simulator
2. Waveform debugging by nWave
3. SDF annotation for gate-level simulation after synthesis

Data Preparation


1. Upload your files (Lab2.tar) to your work directory.
2. Decompress Lab2.tar with the following command:

```
tar -xvf Lab2.tar
```

3. Lab2 files are shown as below:

Files/Folder	Description
Lab2_alu.v	RTL code of ALU
Lab2_test_alu.v	Testbench for ALU
Lab2_alu_run.f	File list for RTL simulation
Lab2_alu_s.v	Gate-level netlist of ALU
Lab2_alu_run_s.f	File list for gate-level simulation
Lab2_alu_s.sdf	SDF file for gate-level timing annotation

4. The circuit diagram of the ALU used for this lab is illustrated as follows:



5. Enter Lab2 directory:

```
cd lab2
```

Environment Setup

1. Source the default **cs** file:

```
source /usr/cad/synopsys/CIC/vcs.cshrc
source /usr/spring_soft/CIC/verdi.cshrc
```

Lab 2.1. Generating the VCD & FSDB Waveforms

Value Change Dump (VCD) format:

- Indigenously supported by most simulators
- Using ASCII text for waveform recording (larger file size)

```
$dumpfile("filename.vcd");
$dumpvars;
```

Fast Signal Database (FSDB) format:

- Defined by Verdi debugging system
- More compact format and smaller file size

```
$fsdbDumpfile("filename.fsdb");
$fsdbDumpvars;
```

1. **Run the RTL simulation using VCS:**

```
vcs -full64 Lab2_test_alu.v Lab2_alu.v +v2k -R
```

or

```
vcs -full64 -f Lab2_alu_run.f +v2k -R
```

2. You would only see the text telling you "congratulations" but not knowing what's going on inside the circuit. Now we would like to generate VCD file.

Please open the testbench Lab2_test_alu.v. **Add following lines in the initial block** in testbench to generate vcd file:

```
$dumpfile("Lab2_alu.vcd");
$dumpvars;
```

3. Now re-run the simulation. Note we should add "**-debug_access+all**" to enable vcd file dumping:

```
vcs -full64 -f Lab2_alu_run.f +v2k -R -debug_access+all
```

4. Please check if there exists a file called "**Lab2_alu.vcd**"
5. Now we would like to generate FSDB file. Please open the testbench again.

6. Add the following lines in the **initial** block in Lab2_test_alu.v. You can also remove the two lines added in step 2:

```
$fsdbDumpfile("Lab2_alu.fsdb");
$fsdbDumpvars;
```

7. Now re-run the simulation. Note we should add "**-debug_access+all**" to enable FSDB file dumping:

```
vcs -full64 -f Lab2_alu_run.f +v2k -R -debug_access+all
```

8. Please check if there exists a file called "**Lab2_alu.fsdb**"

Lab 2.2. Using nWave for Waveform Debugging


1. Start nWave. "&" enables you to use the terminal while nWave is running in the background:

```
nWave &
```


2. Open the VCD file we obtained. VCD file will be translated to FSDB file, you can either open the VCD file using GUI or run:

```
nWave Lab2_alu.vcd &
```

3. Choose the signals we are interested in.




4. View the waveform:



5. Change the radix and sign representation (for alu_out, inputA and inputB):

- "Waveform" – "Set Radix" – "Decimal"
- "Waveform" – "Set Notation" – "Signed 2's Complement"



Lab 2.3. Gate-Level Simulation

1. After synthesizing Lab2_alu.v, we can derive the gate-level netlist file "Lab2_alu_s.v", which is already provided in this lab.

Try this command for gate-level simulation:

```
vcs -full64 +v2k -R +neg_tchk -debug_access+all Lab2_test_alu.v Lab2_alu_s.v  
/home/raid7_2/course/cvsd/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v
```

or

```
vcs -full64 -f Lab2_alu_run_s.f +v2k +neg_tchk -R -debug_access+all
```

2. You will see a lot of warnings about "timing violation." The reason is that the simulator does not know about the propagation delay of each gate. Hence, the simulator cannot combine the delay information with "tsmc13_neg.v" to check if your design can run at the clock frequency defined in the testbench.

Please open the testbench Lab2_test_alu.v and uncomment this line:

```
$sdf_annotate("Lab2_alu_s.sdf", my_alu);
```


This line annotates the timing information (.sdf) of the netlist.

3. Save the modified testbench and re-run step 1.
4. During the simulation, there is no timing violation anymore.
5. Open the waveform file to see how different it is between RTL waveform and gate-level waveform.

Checkpoints

Please check with TAs before leaving this lab to make sure the following goals are accomplished and to get credits.

1. Please generate the waveform files.
2. Open nWave and take the snapshots of alu_out, clk, inputA and inputB.



3. Fix the timing violations in gate-level simulation.
4. Take a snapshot after passing gate-level simulation.

```
*** $sdf_annotate() version 1.2R
*** SDF file: "Lab2_alu.s.sdf"
*** Annotation scope: test_alu.my_alu
*** No MTM selection argument specified
*** No SCALE FACTORS argument specified
*** No SCALE TYPE argument specified
*** MTM selection defaulted to "TOOL_CONTROL":
    (+typdelays compiled, TYPICAL delays selected)
*** SCALE FACTORS defaulted to "1.0:1.0:1.0":
*** SCALE TYPE defaulted to "FROM_MTM"
*** Turnoff delay: "FROM_FILE"
*** Approximation (mtpd) policy: "MAXIMUM"
*** SDF annotation begin: Thu Sep 26 20:27:21 2024

SDF Info: +pulse_r/100, +pulse_e/100 in effect
Total errors: 0
Total warnings: 0
*** SDF annotation completed: Thu Sep 26 20:27:21 2024
```

```
../simv up to date
make: warning: Clock skew detected. Your build may be incomplete.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64; Sep 26 20:27 2024
Doing SDF annotation ..... Done
*Verdi* Loading libscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file "Lab2_alu.fsdb"
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.

Congratulations!! Your Verilog Code is correct!!

$finish called from file "Lab2_test_alu.v", line 129.
$finish at simulation time 6558735000
VCS Simulation Report
Time: 6558735000 ps
CPU Time: 4.230 seconds; Data structure size: 0.2Mb
Thu Sep 26 20:27:32 2024
CPU time: 4.633 seconds to compile + .515 seconds to elab + .956 seconds to link + 4.294 seconds in simulation
[r12000@cad31 lab2]$
```

Submission

1. **Due Tuesday, Oct. 1, 19:00. No delay is allowed.**
2. Selected students need to take snapshots of the results shown in the previous section, record them into a PDF file, and submit it to NTU COOL.

Title: CVSD_Lab2_studentID (E.g. CVSD_Lab2_r12943008.pdf)