# Computer-Aided VLSI System Design Lab8: Formal Verification

TA: 邱仁皓 r12943008@ntu.edu.tw

### Introduction


In this lab, you will perform verification using JasperGold with SystemVerilog assertions, and find bugs in the design.

## **Environment Setup**


- 1. Upload jasper\_training.tgz to your working directory.
- 2. Source the license:
  - % source /usr/cad/cadence/CIC/jasper.cshrc
- 3. Follow the instructions in Lab\_SVA\_and\_Proof.pdf

## **Checkpoints**

1. Take a screenshot of the waveform from Visualize after running the visualize command. (You can select the useful signals on the right-hand side to inspect the byte cnt behavior further, as shown in the following figure)




(The above image is for *Plot Selected Signals*, not for checkpoints.)




(This image is the first checkpoint.)

2. Take a screenshot of the comparison between non-quiet (left) and quiet (right) visualize windows.



3. Take a screenshot of the property table after disabling reads and running a formal proof.



### **Submission**

- 1. Due Tuesday, Dec. 3, 19:00. No delay is allowed.
- 2. Selected students need to take screenshots of the results shown in the previous section, record them into a PDF file, and submit it to NTU COOL.

Title: CVSD\_Lab8\_studentID (E.g. CVSD\_Lab8\_r12943008.pdf)