Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Dec. 3, 13:59

Student ID:r11943004

Student Name:黃子青


APR Results

1. Fill in the blanks below.

Design Stage	Description	Value	
P&R	Number of DRC violations (ex: 0)	0	
	(Verify -> Verify Geometry)		
	Number of LVS violations (ex: 0)	0	
	(Verify -> Verify Connectivity)	U	
	Die Area (um²)	489062.43	
	Core Area (um²)	290445.51	
Post-layout	Clock Davied for Dest levent Simulation (av. 10mg)	5ns	
Simulation	Clock Period for Post-layout Simulation (ex. 10ns)		
	Епото ТА		
(If not,	From TA		

Questions and Discussion

1. Attach the snapshot of CCOpt Clock Tree Debugger result (5%).



2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
Innovus 14> verify drc
    *** Starting Verify DRC (MEM: 1676.6) ***

VERIFY DRC ...    Starting Verification
    VERIFY DRC ...    Initializing
    VERIFY DRC ...    Deleting Existing Violations
    VERIFY DRC ...    Creating Sub-Areas
    VERIFY DRC ...    Using new threading
    VERIFY DRC ...    Sub-Area: {0.000 0.000 176.800 176.800} 1 of 16
    VERIFY DRC ...    Sub-Area: 1 complete 0 Viols.
    VERIFY DRC ...    Sub-Area: {176.800 0.000 353.600 176.800} 2 of 16
    VERIFY DRC ...    Sub-Area: {2 complete 0 Viols.
    VERIFY DRC ...    Sub-Area: {353.600 0.000 530.400 176.800} 3 of 16
    VERIFY DRC ...    Sub-Area: {353.600 0.000 530.400 176.800} 3 of 16
    VERIFY DRC ...    Sub-Area: {353.400 0.000 699.200 176.800} 4 of 16
```

```
VERIFY DRC .... Sub-Area : 4 complete 0 Viols.

VERIFY DRC .... Sub-Area : 4 complete 0 Viols.

VERIFY DRC .... Sub-Area : 5 complete 0 Viols.

VERIFY DRC .... Sub-Area : 5 complete 0 Viols.

VERIFY DRC .... Sub-Area : 6 complete 0 Viols.

VERIFY DRC .... Sub-Area : 6 complete 0 Viols.

VERIFY DRC .... Sub-Area : 7 complete 0 Viols.

VERIFY DRC .... Sub-Area : 7 complete 0 Viols.

VERIFY DRC .... Sub-Area : 7 complete 0 Viols.

VERIFY DRC .... Sub-Area : 8 complete 0 Viols.

VERIFY DRC .... Sub-Area : 8 complete 0 Viols.

VERIFY DRC .... Sub-Area : 9 complete 0 Viols.

VERIFY DRC .... Sub-Area : 9 complete 0 Viols.

VERIFY DRC .... Sub-Area : 9 complete 0 Viols.

VERIFY DRC .... Sub-Area : 176.800 353.600 353.600 530.400} 10 of 16

VERIFY DRC .... Sub-Area : 10 complete 0 Viols.

VERIFY DRC .... Sub-Area : 11 complete 0 Viols.

VERIFY DRC .... Sub-Area : 12 complete 0 Viols.

VERIFY DRC .... Sub-Area : 12 complete 0 Viols.

VERIFY DRC .... Sub-Area : 12 complete 0 Viols.

VERIFY DRC .... Sub-Area : 12 complete 0 Viols.

VERIFY DRC .... Sub-Area : 12 complete 0 Viols.

VERIFY DRC .... Sub-Area : 13 complete 0 Viols.

VERIFY DRC .... Sub-Area : 14 complete 0 Viols.

VERIFY DRC .... Sub-Area : 14 complete 0 Viols.

VERIFY DRC .... Sub-Area : 14 complete 0 Viols.

VERIFY DRC .... Sub-Area : 14 complete 0 Viols.

VERIFY DRC .... Sub-Area : 1530.400 530.400 353.600 699.460} 13 of 16

VERIFY DRC .... Sub-Area : 14 complete 0 Viols.

VERIFY DRC .... Sub-Area : 15 complete 0 Viols.

VERIFY DRC .... Sub-Area : 15 complete 0 Viols.

VERIFY DRC .... Sub-Area : 1530.400 530.400 699.460} 15 of 16

VERIFY DRC .... Sub-Area : 15 complete 0 Viols.

VERIFY DRC .... Sub-Area : 16 complete 0 Viols.

VERIFY DRC .... Sub-Area : 16 complete 0 Viols.

*** End Verify DRC (CPU: 0:00:01.4 ELAPSED TIME: 1.00 MEM: 17.0M) ***
```

****** End: VERIFY CONNECTIVITY ******

Verification Complete: 0 Viols. 0 Wrngs.

(CPU Time: 0:00:00.4 MEM: 11.914M)

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)

timeDesi Setup views includ av_func_mode_max	ign Summary ded:						
+ Setup mode	+ all	+ regi	 2reg	+ in2reg	-+ reg2out	+ in2out	++ default
+++ WNS (ns): 0.139 TNS (ns): 0.000 Violating Paths: 0 All Paths: 649 +		0.0	 139 000 0 19	0.243 0.000 0 427	1.380 0.000 0 16	N/A N/A N/A N/A N/A	0.000 0.000 0 0
	Nr nets(ter	+ Wor	Tota Tota 				
+	0 (0) 0 (0) 0 (0) 0 (0)		0.000 0.000 0.000 0		0 (0) 0 (0) 0 (0) 0 (0)		
+ Density: 36.884% Total number of gl	litch violatio	ons: 0	+	+		+	

timeDesign Summary Hold views included: av_func_mode_max										
Hold mode	all	reg2reg	in2reg	reg2out	in2out	default				
WNS (ns): TNS (ns): Violating Paths: All Paths:	0.504 0.000 0 649	0.504 0.000 0 319	2.361 0.000 0 427	3.143 0.000 0 16	N/A N/A N/A N/A	0.000 0.000 0 0				
Density: 36.884%										

4. Show the critical path after post-route optimization. What is the path type? (10%) (The slack of the critical path should match the smallest slack in the timing report)

```
Endpoint: grad_angle_r_reg_1__0_/D
Beginpoint: Gx_r_reg_1__6_/Q
Path Groups: {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time 0 522
+ Phase Shift
                                                                                                                                                                                                       (^) checked with leading edge of 'i_clk'
(^) triggered by leading edge of 'i_clk'

      Setup
      0.15

      Phase Shift
      5.06

      CPPR Adjustment
      0.06

      Required Time
      5.36

      Arrival Time
      5.24

      Slack Time
      0.13

      Clock Rise Edge
      + Clock Network Latency (Prop)

      = Beginpoint Arrival Time
      +

                                                                                                                                                                             5.000
                                                                                                                                                                             5.381
                                                                                                                                                                             5.242
0.139
                                                                                                                                                                                                      0.497
0.497
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Required
Time
                                                                                                                         Instance
                                                                                                                                                                                                                                                                                                                                                                 Cell
                                                                                                                                                                                                                                                                                                                                                                                                                                                           Arrival
                                                                                                                                                                                                                                                                                            Arc
                                                                                                                                                                                                                                                                                                                                                                                                                Delay
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Time
                                       Gx_r_reg_1__6_
Gx_r_reg_1_6_
FE_0FC28_n2099
U4038
                                                                                                                                                                                                                                                                       CK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0.636
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0.905
1.123
1.328
1.546
1.953
2.107
2.320
2.420
2.619
2.728
2.825
2.890
3.072
3.205
3.297
3.297
3.295
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               1.044
1.262
1.467
1.685
2.092
2.246
2.459
2.560
2.758
2.868
2.964
3.029
                                                                                                                                                                                                                                                                                                                                                       DFFRHQX1
                                                                                                                                                                                                                                                                     \begin{array}{c} \mathsf{CK} \, \, ^{\wedge} \, \to \, \mathsf{Q} \, ^{\wedge} \\ \mathsf{A} \, ^{\wedge} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \mathsf{A} \, \mathsf{v} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \mathsf{C} \, \mathsf{v} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \mathsf{B0} \, \, \mathsf{v} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \mathsf{C0} \, \, \mathsf{v} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \mathsf{A} \, ^{\wedge} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \mathsf{A} \, ^{\wedge} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \mathsf{B0} \, ^{\wedge} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \mathsf{A} \, ^{\wedge} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \mathsf{A} \, ^{\wedge} \, \to \, \mathsf{Y} \, \, \mathsf{v} \\ \end{array}
                                                                                                                                                                                                                                                                                                                                                                                                                0.217
0.205
0.218
0.407
0.154
0.213
0.100
0.199
0.097
0.065
0.182
0.133
                                                                                                                                                                                                                                                                                                                                                      INVX1
AND2X2
                                                                                                                                                                                                                                                                                                                                                      AND3X2
0A22X1
0AI211X2
                                        U4222
                                        U4131
                                        U1561
U3012
                                                                                                                                                                                                                                                                                                                                                      INVX4
NAND2X2
                                                                                                                                                                                                                                                                                                                                                      OA21XL
NAND2X1
CLKINVX1
                                                                                                                                                                                                                                                                     \begin{array}{ccccc}
A & & & & \\
A & & & & \\
A & & & & \\
B & & & & \\
A & & & & \\
\end{array}
                                                                                                                                                                                                                                                                                  ^ →
                                        U2803
U2743
                                                                                                                                                                                                                                                                                                                                                      NAND2X1
AND2X2
NOR2X1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                3.211
3.344
                                        U3042
                                         U3116
                                                                                                                                                                                                                                                                                                                                                      CLKINVX1
OAI21X1
XNOR2X4
                                                                                                                                                                                                                                                                                                                                                                                                                0.092
0.131
0.135
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                3.436
3.567
3.702
                                        U1519
                                                                                                                                                                                                                                                                     \begin{array}{c} \mathsf{B0} \ \mathsf{V} \to \mathsf{Y} \ ^{\wedge} \\ \mathsf{A} \ ^{\wedge} \to \mathsf{Y} \ \mathsf{V} \\ \mathsf{B} \ \mathsf{V} \to \mathsf{C0} \ \mathsf{V} \\ \mathsf{CI} \ \mathsf{V} \to \mathsf{V} \ ^{\wedge} \\ \mathsf{A} \ \mathsf{V} \to \mathsf{Y} \ ^{\wedge} \\ \end{array}
                                       add_0_root_add_0_root_add_518_3_I2/U1_4
add_0_root_add_0_root_add_518_3_I2/U1_5
add_0_root_add_0_root_add_518_3_I2/U1_6
add_0_root_add_0_root_add_518_3_I2/U1_7
add_0_root_add_0_root_add_518_3_I2/U3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               3.702
3.943
4.154
4.345
4.534
4.641
                                                                                                                                                                                                                                                                                                                                                                                                                0.133
0.241
0.211
0.191
0.189
0.107
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      3.804
4.015
                                                                                                                                                                                                                                                                                                                                                       ADDFHX4
                                                                                                                                                                                                                                                                                                                                                       ADDFHX2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     4.206
4.395
4.502
                                                                                                                                                                                                                                                                                                                                                       ADDFHX4
                                                                                                                                                                                                                                                                                                                                                      ADDFHX4
XOR2X4
                                         U2823
                                                                                                                                                                                                                                                                                                                                                        INVX4
                                                                                                                                                                                                                                                                                                                                                                                                                 0.071
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       4.573
                                                                                                                                                                                                                                                                      A ^ -
A ^ -
A ^ -
CO v
                                                                                                                                                                                                                                                                                                                                                                                                                  0.114
0.084
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  4.825
                                                                                                                                                                                                                                                                                                                                                       NAND3X4
                                         U3698
                                                                                                                                                                                                                                                                                                                      ٧
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        4.770
4.840
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  4.909
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 4.909
4.979
5.087
5.197
5.246
5.381
5.381
                                                                                                                                                                                                                                                                                                                                                                                                                0.070
0.108
0.110
0.049
                                         U3570
                                                                                                                                                                                                                                                                                                                                                        NOR2X4
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       4.948
5.058
5.107
5.242
5.242
                                        U3647
U3639
                                                                                                                                                                                                                                                                                                                                                       OR2X6
AND2X4
                                                                                                                                                                                                                                                                                                                                                         NOR2X2
                                                                                                                                                                                                                                                                                                                                                      A0I211X2
DFFRX2
                                                                                                                                                                                                                                                                                                                                                                                                                  0.135
                                         114454
                                         grad_angle_r_reg_1__0
```

The path type is reg2reg

5. Attach the snapshot of GDS stream out messages. (10%)

```
Scanning GDS file library/gds/tsmc13gfsg_fram.gds to register cell name ......

Scanning GDS file sram_lef/sram_4096x8.gds to register cell name ......

Merging GDS file library/gds/tsmc13gfsg_fram.gds .....

******** Merge file: library/gds/tsmc13gfsg_fram.gds has version number: 5.

******** Merge file: library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.

******** unit scaling factor = 1 *******

Merging GDS file sram_lef/sram_4096x8.gds .....

******* Merge file: sram_lef/sram_4096x8.gds has version number: 5.


******* Merge file: sram_lef/sram_4096x8.gds has units: 1000 per micron.

******* unit scaling factor = 1 ******

######$Streamout is finished!
```

6. Attach the snapshot of the final area result. (5%)

7. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)

My strategy is to place the SRAM macro around the chip periphery to optimize its connections to fixed cells and minimize routing complexity. This placement reduces the wire lengths between the macro and logic gates, improving timing and lowering power consumption.

Placing the macro on the periphery ensures sufficient space for the central placement of standard cells, maintaining a clear and continuous area for random logic. This avoids fragmenting the layout and ensures signal routing paths are not overly constrained. Moreover, orienting the macro to minimize the distance between its pins further simplifies routing and reduces latency.

This approach is based on the concepts discussed in Chapter 7 part 1 of the lecture notes, particularly regarding macro placement strategies. By following these principles, the strategy ensures a balance between performance, power efficiency, and manufacturability, while supporting efficient chip design.