# Semester Project: Improving the CUDA backend of a domain-specific language compiler in Python

Langwen Huang<sup>1</sup>, Supervisor: Eddie Davis<sup>2</sup>, and Oliver Fuhrer<sup>2</sup>  $^{1} Department \ of \ Mathematics, \ ETH \ Zurich$   $^{2} Vulcan \ Inc.$ 

January 12, 2021

#### Abstract

GT4Py is a domain specific language (DSL) for high performance scientific computation by compiling stencil computations into executable codes targeted for various devices including GPUs. It has a prototype cuda backend written in pure Python that provides more flexibility compared to the legacy gtcuda backend. However, the former one is not as optimized as the latter one. This project implemented various optimization techniques including loop reordering, K-loop unrolling, K-caching, prefetching, read-only caching and blocksize adjusting for the cuda backend and benchmarked them using a set of representative stencil computations in GT4Py.

## Contents

1	Intr	oducti	on	3
	1.1	Comp	utational challenges for weather and climate modeling	3
	1.2	GT4P	y - a DSL for stencil computation	3
	1.3	1.3 GT4Py internals		4
	1.4	Motiva	ation	4
2	Method			5
	2.1	Bench	mark set	5
	2.2	Optim	ization techniques	5
		2.2.1	Loop reordering	5
		2.2.2	K-loop unrolling	6
		2.2.3	K-caching	6
		2.2.4	Prefetching	7
		2.2.5	Read-only caching	7
		2.2.6	Blocksize adjusting	8
	2.3	Imple	mentation of an optimization pass for cuda backend	8
3	Res	Result		
3.1 Profiling result of The		Profili	ng result of Thomas solver program	8
	3.2	Grid s	earch result	8
4	Conclusion 8			

## 1 Introduction

## 1.1 Computational challenges for weather and climate modeling

Since the invention of digital computers, weather and climate prediction using numerical models has always been a computational challenge. To achieve more accurate weather and climate predictions, there are continuous efforts of adapting numerical models to the world's largest supercomputers. In recent years, the Moore's law for exponential growth of CPU performance is approaching an end (Theis & Philip Wong 2017). This has led many current and emerging supercomputers to hybrid node designs where most of the computational performance is delivered from some form of accelerators such as GPUs. However, this raises the problem of adapting numerical weather and climate models to perform well on such platforms, because the new single-instruction-multiple-thread (SIMT) programming paradigm is required to run efficiently on GPUs, and it is nontrivial to transform the existing source code of numerical models targeted on CPUs into SIMT paradigm.

Yashiro et al. (2016) was the first attempt to adapt the NICAM numerical weather model to GPUs on the TSUNAMI 2.5 supercomputer using OpenACC, followed by Fu et al. (2017) running multiple models on the TaihuLight supercomputer with a similar OpenACC approach and Bertagna et al. (2020) running non-hydrostatic HOMME model on the Summit supercomputer using Kokkos. OpenACC is used for porting existing code to GPU by annotating parallelizable loops in the code while Kokkos allows writing parallel code targeting multiple accelerators including GPUs. Users of OpenACC and Kokkos have to think low level details to make the code efficient. The COSMO-5.0 from MeteoSwiss(Fuhrer et al. 2018) is a step forward by decoupling high level numerical code and low level code for the dynamical core using GridTools C++. The LFric model from UK MetOffice takes a similar approach using PSyclone(Adams et al. 2019). Both GridTools and PSyclone are domain specific languages (DSL). Model developers can write in or interpret existing code into such DSLs while experts of supercomputing platforms can optimize DSL compilers. The two combined can make an efficient model running on any supercomputer platforms.

#### 1.2 GT4Py - a DSL for stencil computation




Figure 1: Diagram of a stencil for Laplacian operator on a 2D grid

Following GridTools C++ and PSyclone's approach, GT4Py is a DSL embeded in the Python language aiming to solve the problem of adapting numerical models to CPU/GPU hybrid platforms. It can interpret stencil computations into low level codes that can execute efficiently on multiple devices including CPU and GPU. A stencil computation represents updating all the values of a field defined on a grid according to the same pattern — called a 'stencil' which is a combination of the surrounding values in the grid. For example, a Laplacian operator applied on a field defined on an infinitely large 2D regular grid can be expressed as a stencil computation, where every value is updated as the average of its upper, lower, left and right neighbors (Figure 1). Most numerical weather and climate models can be expressed

as an aggregation of stencil computations, since they are formulated from discretization of the governing partial differential equation (PDE) system, and discretized PDE operator can be easily written as stencil computations like the Laplacian operator.

## 1.3 GT4Py internals

GT4Py follows a standard compilation procedure to transform stencils into executable codes: firstly parses the stencil definition into Python AST (Abstract Syntax Tree), then transforms the Python AST into a self defined Definition IR (Intermediate Representation) tree, followed by a series of analysis and optimization passes trying to optimize the underlying computation represented by the IR, and then emits the Implementation IR which is transformed into executable codes by various backends.

There are two backends targeted for GPUs: the gtcuda backend generates GridTools C++ code and uses its GPU backend, the other cuda backend is an experimental backend that directly generates CUDA code. The gtcuda backend provides best performance on platforms with GPUs thanks to the heavily optimized GridTools. However, GridTools is based on C++ templates, which makes it time and memory consuming during compilation, and hard to maintain. The cuda backend frees GT4Py developers from maintaining the obscure C++ template code in GridTools. It is written in pure Python and directly generate human-friendly CUDA code making it much faster and less memory demanding when compiling stencils compared to the gtcuda backend. Additionally, it is a direct translate of Implementation IR, as a result, the code it generates is less efficient than the gtcuda one.

```
Stencil Definition
                                                          generated CUDA code -
   @gtscript.stencil()
                                         __global__ void multi_stage__31_kernel(
   def thomas_solver_forward(
                                           /* Definition of arguments*/) {
2
     a: FIELD_FLOAT,
                                           /* Definition of local variables */
3
     b: FIELD_FLOAT,
                                           // stage__16
4
      c: FIELD_FLOAT,
                                           for (k=k_min+1+k_block; k<=k_max; k+=k_inc) {</pre>
     d: FIELD_FLOAT,
                                             for (i=i_min+i_block; i<=i_max; i+=i_inc) {</pre>
     x: FIELD FLOAT):
                                                for (j=j_min+j_block; j<=j_max; j+=j_inc) {</pre>
                                                  idx_data_ijk=i*data_strides[0]+
    Гъ0 с0
                       ] [x0]
                                 [d0]
                                                                j*data_strides[1]+
9
   [a1 b1 c1
                         [x1]
                                 [d1]
                       ٦
                                                                k*data_strides[2];
10
        a2 b2 c2
                       ]
                         [x2]
                                 [d2]
                                                  idx_data_ijkm1=i*data_strides[0]+
11
   ]
                         [..]
                                 [..]
                                                                  j*data_strides[1]+
12
   ... cn-1] [..]
                                 [..]
                                                                  (k-1)*data_strides[2];
13
   an bn] [xn]
                                                  float64_t w;
                                 [dn]
14
   11 11 11
                                                  w=a[idx_data_ijk]/b[idx_data_ijkm1];
15
                                                  b[idx_data_ijk]=b[idx_data_ijk]-(w*c[idx_data_ijkm1]);
16
     with computation(FORWARD):
                                                  d[idx_data_ijk] = d[idx_data_ijk] - (w*d[idx_data_ijkm1]);
17
        with interval(1, None):
18
          w = a/b[0, 0, -1]
19
          b = b - w*c[0, 0, -1]
                                           }
20
          d = d - w*d[0, 0, -1]
                                         }
21
```

#### 1.4 Motivation

Currently, the dynamical core of the next generation numerical weather model FV3 is being ported to GT4Py by Vulcan Inc. and has been successfully validated to produce the same results as the original one. When running FV3 using GT4Py on platforms with GPUs, the cuda backend is not as performant as the gtcuda backend. However, as gtcuda backend eventually generate CUDA codes as well, there is a potential to improve the performance of the cuda backend. This project aims to design, implement and test different optimization strategies for the cuda backend in order to fullfill such potential.

## 2 Method

#### 2.1 Benchmark set

It is important to quantify the performance of a specific backend before optimizing it. A benchmark set is made choosing the most time consuming stencils from the FV3 project including: fillz, sim1\_solver and saturation\_adjustment. Note that sim1\_solver is called from two Riemann solver stencils riem\_solver\_c and riem\_solver3, we will only benchmark the two instead of sim1\_solver as input data for it is not available. In addition, a Thomas solver (tridiagonal solver) stencil is added to the benchmark set, because it is very common in many numerical weather and climate models.

For input data of FV3 stencils, we use the validation dataset shipped with the FV3-GT4Py project which has appropriate input data for each stencils. We use random data for Thomas solver stencil, and the running time should be the same for any given data since it is a non-oblivious algorithm.

We measure the time of each stencil in the benchmark set running 100 times with a specific GT4Py backend ignoring the time of reading input data. Then the measured times are treated as performance index for the backend to guide adaptation of optimization techniques. All the timings are performed in the n1-standard-8 node from Google Cloud with a P100 GPU and 30GB memory, because the ported FV3 usually runs on the supercomputer Piz Daint which has P100 GPU nodes.

## 2.2 Optimization techniques

A preliminary profiling to the benchmark set shows that most of the stencils are memory-bound which means we need to find optimization techniques that reduces time of memory operations. Apart from improving specific algorithms which is not possible from a backend's perspective, the general way to reduce memory operations is to utilise the cache hierarchy. In the definition of stencils, memory accesses only have partial-order meaning that any order satisfying the partial order will produce the same intended result, but the performance of the stencil with different memory access orders may differ because the cache is utilised differently. So, a backend can improve the performance of a memory bound stencil by rearranging memory accesses in a smart way to make efficient use of the cache hierarchy.

Specifically, because the GT4Py is made for 3D stencil computations which allows specifying computation order for the third dimension ("K" dimension or height), we explored possibilities of optimizing memory accesses for the K dimension including loop reordering, K-loop unrolling, K-caching. We also exploited the staticness of stencil computing in the sense of memory access pattern is determined at compile time by using prefetching and read-only caching. In addition, we added an option to vary blocksize configurations to adapt to specific GPU platforms.

Before implementing optimization techniques into the backend, we made a small CUDA program based on the generated CUDA code of Thomas solver stencil and handcrafted those techniques in the program as a proof of concept. It is also to make sure those techniques are effective or at least not harmful. With the help of Nsight Compute from CUDA Toolkit, we get detailed profile of the program including percentage of computation power and memory bandwidth used, L1/L2 cache hit rate, and wrap stall time. Unfortunately, as Nsight Compute is not compatible with the P100 platform, we performed the profiling on a PC equipped with a NVIDIA RTX 2060 GPU.

#### 2.2.1 Loop reordering

The memory layout of multidimensional array in GT4Py is C-style where x[i,j,k] and x[i+1,j,k] are continuous in memory. The cuda generate stencils into KIJ loops ("I" "J" as first and second dimension) to ensure the correct result when the loop body have offseted memory accesses in both K and IJ directions. But KIJ loops are inefficient for IJ-independent loops where there's only offsets in K direction compared with IJK loops because IJK loops have better time-locality for memory accesses. For example, x[i, j, k] = x[i, j, k-1]; requires 1 memory read and 1 memory write in KIJ loops but

may only requires 1 cache read and 1 memory write in IJK loops if the cache size is big enough so that x[i, j, k] is not flushed out of the cache. Therefore, to exploit such time-locality, one would have to identify whether a loop is IJ-independent loop and then swap the loop order.

#### 2.2.2 K-loop unrolling

Inspired by GridTools, one can unroll the last level K-loop based on IJK loop optimization to enable the CUDA compiler optimizing redundant memory accesses into register accesses and to give the compiler more flexibility of reordering statements in loop body to hide memory access latency. This technique make use of CUDA compiler using #pragma unroll N where N is determined in the optimization pass according to number of instructions in the loop body.

```
for (i=i_min+i_block; i<=i_max; i+=i_inc)
for (j=j_min+j_block; j<=j_max; j+=j_inc)
#pragma unroll N // <----K-loop unrolling
for (k=k_min+1+k_block; k<=k_max; k+=k_inc)
x[i, j, k] = x[i, j, k-1];</pre>
```

#### 2.2.3 K-caching

Also inspired by GridTools and its predecessor the Dawn compiler, K-caching manually inserts cache arrays for memory accesses in along K direction. Since offsets in the K direction are usually  $\pm 1$ , K cache of size 2 is sufficient for most case. The K-caching technique replaces memory accesses by cache accesses, then inserts cache read at the beginning of the loop body and write-back-to-memory statements at the end if the cache is modified. Also at the end of the loop, the second element of the cache is moved to the first to match the memory position in the next iteration.

```
_{-} K-caching _{-}
   /* Before: */
   for (i=i_min+i_block; i<=i_max; i+=i_inc)</pre>
      for (j=j_min+j_block; j<=j_max; j+=j_inc)</pre>
3
        for (k=k_min+1+k_block; k<=k_max; k+=k_inc)</pre>
          x[i, j, k] = x[i, j, k-1];
5
   /* After K-caching: */
6
   float64_t x_cache[2];
   for (i=i_min+i_block; i<=i_max; i+=i_inc)</pre>
      for (j=j_min+j_block; j<=j_max; j+=j_inc) {</pre>
        x_{cache}[0] = x[i, j, k_{min+k_block}];
10
        for (k=k_min+1+k_block; k<=k_max; k+=k_inc) {</pre>
11
```

#### 2.2.4 Prefetching

Prefetching loads a memory section in to the specific cache before it is used to reduce cache miss which is usually the case for GT4Py stencils. It can be applied to any programs as long as the memory accesses can be predetermined at compile time which is the case for GT4Py. Note that the CUDA language does not officially support prefetching, we use inlined PTX code to insert prefetch instructions. While there are prefetch instructions for both L1 and L2 cache, only L1 prefetching is used because it is more efficient than L2 prefetching when profiling the Thomas solver CUDA program.

```
_{-} Prefetching _{-}
   /* Before: */
   for (k=k_min+1+k_block; k<=k_max; k+=k_inc)</pre>
     for (i=i_min+i_block; i<=i_max; i+=i_inc)</pre>
3
        for (j=j_min+j_block; j<=j_max; j+=j_inc)</pre>
          x[i, j, k] = x[i, j, k-1];
    /* After prefetching: */
   for (k=k_min+1+k_block; k<=k_max; k+=k_inc)</pre>
      for (i=i_min+i_block; i<=i_max; i+=i_inc)</pre>
        for (j=j_min+j_block; j<=j_max; j+=j_inc)
          prefetch(&x[i, j, k]);
10
          prefetch(&x[i, j, k-1]);
11
          x[i, j, k] = x[i, j, k-1];
12
```

#### 2.2.5 Read-only caching

Similar to prefetching, the read-only caching inserts "load from global memory (LDG)" instructions to memory reads if that memory location is not modified in the CUDA kernel. The LDG instruction persuades GPU to cache the read-only data into read-only cache which has much less latency than normal caches and in turn increase performance.

```
Read-only caching

/* Before: */

for (k=k_min+1+k_block; k<=k_max; k+=k_inc)

for (i=i_min+i_block; i<=i_max; i+=i_inc)

for (j=j_min+j_block; j<=j_max; j+=j_inc)

x[i, j, k] = a[i, j, k-1]; // <---- a is read-only

/* After read-only caching: */

for (k=k_min+1+k_block; k<=k_max; k+=k_inc)

for (i=i_min+i_block; i<=i_max; i+=i_inc)

for (j=j_min+j_block; j<=j_max; j+=j_inc)

x[i, j, k] = __ldg(&a[i, j, k-1]);</pre>
```

#### 2.2.6 Blocksize adjusting

For each memory accesses in 3D loops of cuda generated codes, the GPU accesses a block of data with a predetermined blocksize. The K dimension of the blocksize is always 1 to ensure the correctness of stencil computation with specific K-order requirement, while the blocksizes of IJ dimension can be arbitrary. The cuda backend currently set a constant blocksize of (32, 8, 1), but this may not be the optimal choice as GridTools has default blocksize of (64, 8, 1) or (256, 8, 1) (new version). So we varied the I dimension of the blocksize to find if there is any better choice. Moreover, since GPU read continuous data faster, it makes sense to set the J dimension of the blocksize to one if the stencil only contains IJ-independent loops.

## 2.3 Implementation of an optimization pass for cuda backend

As an attempt to decouple optimization from backend implementation, we added a new optimization pass between Implementation IR and the cuda backend. The pass follows the visitor pattern, which takes in the root node of the Implementation IR called StencilImplementation node and visit its children node using depth-first search. When it finds nodes of type ApplyBlock representing 3D loops in IR it passes the node to each optimization methods which themselves follow visitor pattern. Each optimization methods either modifies children nodes under the ApplyBlock node mimicking manual insertion/modification of expressions in the loop body, or add metadata to the ApplyBlock node which is identified in the backend to generate code of specific pattern.

The structure of the optimation pass makes it easy to switch on/off any specific optimization technique, so we made a grid search script that benchmarks every combinations of existing techniques to examine the effectiveness of those techniques.

## 3 Result

### 3.1 Profiling result of Thomas solver program

#### 3.2 Grid search result

## 4 Conclusion

We presented improvements to the cuda backend as an addition loosely-coupled optimization pass in the backend. The optimization pass implemented loop reordering, K-loop unrolling, K-caching, prefetching, read-only caching and blocksize adjusting.

We will further look into IJ-caching which might be the reason that the cuda backend is not performing well on stencils that are not IJ-independent. After implenting the IJ-caching, the cuda backend should possess all the backend optimization techniques that gtcuda has.

## Acknowledgement

The author would like to thank his supervisor Eddie Davis and Oliver Fuhrer and other members in Vulcan Inc. for their kind guidance and inspiring ideas.

## References

- Adams, S. V., Ford, R. W., Hambley, M., Hobson, J. M., Kavčič, I., Maynard, C. M., Melvin, T., Müller, E. H., Mullerworth, S., Porter, A. R., Rezny, M., Shipway, B. J. & Wong, R. (2019), 'LFRic: Meeting the challenges of scalability and performance portability in Weather and Climate models', J. Parallel Distrib. Comput. 132, 383–396.
- Bertagna, L., Guba, O., Taylor, M. A., Foucar, J. G., Larkin, J., Bradley, A. M., Rajamanickam, S. & Salinger, A. G. (2020), A Performance-Portable Nonhydrostatic Atmospheric Dycore for the Energy Exascale Earth System Model Running at Cloud-Resolving Resolutions, in 'Proc. Int. Conf. High Perform. Comput. Networking, Storage Anal.', SC '20, IEEE Press.
- Fu, H., Liao, J., Ding, N., Duan, X., Gan, L., Liang, Y., Wang, X., Yang, J., Zheng, Y., Liu, W., Wang, L. & Yang, G. (2017), Redesigning CAM-SE for peta-scale climate modeling performance and ultra-high resolution on sunway taihulight, in 'Proc. Int. Conf. High Perform. Comput. Networking, Storage Anal. SC 2017', Association for Computing Machinery, Inc.
- Fuhrer, O., Chadha, T., Hoefler, T., Kwasniewski, G., Lapillonne, X., Leutwyler, D., Lüthi, D., Osuna, C., Schär, C., Schulthess, T. C. & Vogt, H. (2018), 'Near-global climate simulation at 1 km resolution: establishing a performance baseline on 4888 GPUs with COSMO 5.0', ETH Libr. Geosci. Model Dev 11, 1665–1681.
  - **URL:** http://doi.org/10.5194/gmd-11-1665-2018
- Theis, T. N. & Philip Wong, H. S. (2017), 'The End of Moore's Law: A New Beginning for Information Technology', *Comput. Sci. Eng.* **19**(2), 41–50. **URL:** https://purl.stanford.edu/gc095kp2609.
- Yashiro, H., Terai, M., Yoshida, R., Iga, S. I., Minami, K. & Tomita, H. (2016), Performance analysis and optimization of nonhydrostatic icosahedral atmospheric model (NICAM) on the K computer and TSUBAME2.5, in 'PASC 2016 Proc. Platf. Adv. Sci. Comput. Conf.', Association for Computing Machinery, Inc.