

# Huang Mingyi

Email: mingyi\_huang@ucsb.edu Phone number: +1 (805) 971-0690

Address: 165 Willow Spring Lane #202, Goleta, CA, United States

## Education

---

**Huazhong University of Science and Technology (HUST), Wuhan, China**

**Sep.2021-Jul.2024**

**Major GPA: 4.42/5.0(89.2/100)**

**GPA (overall): 4.19/5.0(86.9/100)**

Core courses: Calculus(I)(A) (96/100), Probability Theory and Mathematical Statistics (96/100), Fundamental of Software Programming (89/100), Semiconductor Physics (II) (94/100), Principles of Computer Organization (96/100), Hardware Description Language and Design of Digital System (94/100), Course Project for Digital IC Design (91/100), Course Project for Analog IC Design (93/100), Embedded System Principles and Design (94/100).

**University of California-Santa Barbara (UCSB), California, United States**

**Sep.2024-Present**

Graduate Courses:

Tensor Computation for Machine Learning and Big Data (In progress), VLSI Project Design (In progress)

## Research Experiences

---

**Research and design of RTF-based signal detection circuit for MEMS gas sensor**

**Feb.2023-Apr.2024**

*Research Leader, Research Group of Prof. Zou, HUST*

Advisor: Zhige Zou (Professor of IC Department, HUST)

- Developed and improved traditional RTF scheme by comparing different circuit structures, like designing high-precision current mirror, cross-coupled pairs of OTA
- Optimized the circuit to fit with lower voltage supply in order to reduce power consumption
- Simulated bandgap reference source, voltage follower, current mirror section, OTA comparator by Cadence virtuoso

**Design of a switched-capacitor sound classification system based on SAR ADCs**

**Feb.2023-Apr.2024**

*Research Leader, Center for Very Large-Scale Integrated Circuits and Systems, HUST*

Advisor: Guoyi Yu (Professor of IC Department, HUST)

- Investigated the structure and design of switched-capacitor filters and the optimization for reliability and performance of sound classification system
- Designed switched-capacitor filter by comparing different structures, like the Precise Opamp Gain (POG) approach, switched-current assisting (SCA) and precharging (PC) methods
- Simulated first order and second order switched-capacitor filters by Cadence virtuoso

**Design and test of operational amplifier chips**

**Feb.2024-Jul.2024**

*Team Leader, Research department of Prof. Chen, HUST*

Advisor: Xiaofei Chen (Professor of IC Department, HUST)

- Designed and simulated an amplifier with extremely high performance, including Open loop gain over 80dB, GBW over 80MHz, SR over 30V/us, CMRR over 60dB, NSRR over 80dB and low power, under all extreme PVT simulation condition and Monte-Carlo simulation
- Drew the layout and post-simulate under all extreme PVT simulation

## **Design of a 32-bit pipeline RISC-V Processor**

**Sep.2024-Present**

### **Research Leader, Graduate Course - VLSI Project Design, UCSB**

Advisor: Bongjin Kim (Professor of ECE Department, UCSB)

- Design the 32-bit Pipeline RISC-V Processor Architecture using Verilog RTL and Simulate it on Vivado (Done)
- Full-Custom Design and Simulate the Memory Circuit (including SRAM for Instruction/Data Memory and D flip-flop for Register File) by Cadence virtuoso (Current)
- Full-Custom 32-bit Pipeline RISC-V Processor design including Arithmetic Logic Unit (ALU), Control Unit (CU), memory and so on (Future)

## **FPGA Acceleration for Tensorized Transformer Training**

**Sep.2024-Present**

### **Research Leader, Graduate Course - Tensor Computation for Machine Learning and Big Data, UCSB**

Advisor: Zheng Zhang (Professor of ECE Department, UCSB)

- Investigated the implementation and design of low-precision training system on FPGA (Done)
- Design and simulate of a 16-bit floating point (fp16) processing unit on Vivado and test it with a Tensorized Transformer Training module on FPGA (Current)
- Optimize the processing unit to an 8-bit floating point (fp8) for training efficiency (Future)

## **Awards**

- |   |                 |
|---|-----------------|
| • Freshman Academic Excellence Scholarship in HUST (2/27)                                     | <b>Mar.2022</b> |
| • Freshmen Cultural and Sports Scholarships in HUST (2/27)                                    | <b>Mar.2022</b> |
| • Scholarships for academic excellence in HUST (2/26)   | <b>Sep.2022</b> |
| • Outstanding Student Leader Scholarship in HUST (1/26)                                       | <b>Sep.2022</b> |
| • Silver Prize of National College Students Mathematics Competition in Hubei Province (30%)   | <b>Nov.2022</b> |
| • U.S. Collegiate Mathematical Modeling Competition S Award, served as team essayist (65%)    | <b>May.2022</b> |
| • Silver Prize of National College Students IC Innovation Competition in Central China Region | <b>Jul.2024</b> |

## **Work Experiences**

### **Intern, Wuhan Integrated Circuit Design & Engineering Co, Hubei, China**

**Jul.2023-Aug.2023**

- Learned about approaches of testing and measuring chips or circuits, including using test equipment and writing testbench by using Verilog HDL
- Assisted engineers to document test results, organizing and analyzing experimental data by using MATLAB

## **Leadership & Activities**

### **Minister | Student Union of the Outreach Department**

**Sep.2022-Feb.2023**

*Innovation and Entrepreneurship Division, School of Optics and Electronic Information (OEI), HUST*

- Designed and organized various activities and professional seminars for HUST students, such as Experience Sharing Session on Science and Innovation, Electronic Intelligence Competition

### **Minister | Student Union of the Entrepreneurship Department**

**Feb.2023-Jul.2023**

*Center for Learning and Creativity, School of Integrated Circuits, HUST*

- Launched and organized an activity unique to IC Academy called "Research Group Open Day" in the college, which provides undergraduate students with a full understanding of the research directions of the faculty professor's subject area

## **Skills and Others**

**Language:** Chinese (Native); English (**IELTS:** 7.5/9, **GRE Quantitative Reasoning:** 170/170)

**Programming language:** C, MATLAB, Verilog, Keil, Python, LaTeX

**Tools:** Cadence virtuoso, Vivado, Quartus, Modelsim