

# Mingyi Huang

[huan2525@purdue.edu](mailto:huan2525@purdue.edu) | +1 (805) 971-0690 | 3424 Apollo Ln #1102, West Lafayette, IN, United States  
<https://huangmy233.github.io/>

## Education

---

<b>Ph.D(Research Assistant) in Purdue University, IN, United States</b>	<b>Aug.2025-Present</b>
<b>Advisor:</b> Irith Pomeranz	
Courses: ECE 60800 - Computational Models and Methods (A), ECE 57000 – Artificial intelligence (B)	
<b>Extension in University of California-Santa Barbara (UCSB), CA, United State</b>	<b>Sep.2024-Jun.2025</b>
Graduate Courses:	
Tensor Computation for Machine Learning and Big Data (A), VLSI Project Design (A), Advanced Computer Architecture (A), VLSI Architecture and Design (B+)	
<b>B.Eng in Huazhong University of Science and Technology (HUST), Wuhan, China</b>	<b>Sep.2021-Jul.2024</b>
<b>Major GPA: 4.42/5.0(89.2/100)</b>	
<b>GPA (overall): 4.19/5.0(87/100)</b>	
Core courses: Calculus(I)(A) (96/100), Probability Theory and Mathematical Statistics (96/100), Fundamental of Software Programming (89/100), Semiconductor Physics (II) (94/100), Principles of Computer Organization (96/100), Hardware Description Language and Design of Digital System (94/100), Embedded System Principles and Design (94/100).	

## Research Experience

---

<b>Fast Test Generation for Structurally Similar Circuit</b>	<b>Sep.2025 – Jan.2026</b>
<b>Researcher, Advisor: Irith Pomeranz, Department of ECE, Purdue University</b>	
<ul style="list-style-type: none"><li>Implemented a C++-based Static Compaction engine and validated it using Siemens Tessent ATPG and fault simulation flows.</li><li>Proposed a cone-aware test cube splitting strategy to partition patterns by structural and sequential cones for scalable test generation.</li><li>Designed a fault-class-aware pattern filtering algorithm to eliminate redundant tests while maintaining fault coverage on structurally similar circuits.</li></ul>	
<b>Design of a 32-bit Pipeline RISC-V Processor</b>	<b>Sep.2024 – Dec.2024</b>
<b>Research Leader, Advisor: Bongjin Kim, Department of ECE, UCSB</b>	
<ul style="list-style-type: none"><li>Design the 32-bit Pipeline RISC-V Processor Architecture using Verilog RTL and Simulate it on Vivado</li><li>Full-Custom Design and Simulate the Memory Circuit (including SRAM for Instruction/Data Memory and D flip-flop for Register File) by Cadence virtuoso</li><li>Full-Custom 32-bit Pipeline RISC-V Processor design including Arithmetic Logic Unit (ALU), Control Unit (CU), memory and so on</li></ul>	
<b>FPGA Acceleration for Tensorized Transformer Training</b>	<b>Sep.2024 – Jun.2024</b>
<b>Research Leader, Advisor: Zheng Zhang, Department of ECE, UCSB</b>	
<ul style="list-style-type: none"><li>Investigated the implementation and design of low-precision training system on FPGA</li><li>Design and simulate of a 16-bit floating point (fp16) tensorized tucker linear layer kernel on Vitis_HLS and dynamic rank selection</li><li>Select low-precision data format (minifloat), quantization and embed it in Transformer training</li></ul>	

## **Design and test of Operational Amplifier Chips**

Feb.2024 - Jul.2024

**Team Leader, Advisor: Xiaofei Chen, Department of Integrated Circuit(IC), HUST**

- Designed and simulated an amplifier with extremely high performance, including Open loop gain over 80dB, GBW over 80MHz, SR over 30V/us, CMRR over 60dB, NSRR over 80dB and low power, under all extreme PVT simulation condition and Monte-Carlo simulation
- Drew the layout and post-simulate under all extreme PVT simulation

## **Design of RTF-based Signal Detection Circuit for MEMS Gas Sensor**

Feb.2023 - Apr.2024

**Research Leader, Advisor: Zhige Zou, Department of Integrated Circuit(IC), HUST**

- Developed and improved traditional RTF scheme by comparing different circuit structures, like designing high-precision current mirror, cross-coupled pairs of OTA
- Optimized the circuit to fit with lower voltage supply in order to reduce power consumption
- Simulated bandgap reference source, voltage follower, current mirror section, OTA comparator by Cadence virtuoso

## **Design of a Switched-Capacitor Sound Classification System based on SAR ADCs** Feb.2023 - Apr.2024

**Research Member, Advisor: Guoyi Yu, Center for Very Large-Scale IC and Systems, HUST**

- Investigated the structure and design of switched-capacitor filters and the optimization for reliability and performance of sound classification system
- Designed switched-capacitor filter by comparing different structures, like the Precise Opamp Gain (POG) approach, switched-current assisting (SCA) and recharging (PC) methods
- Simulated first-order and second-order switched-capacitor filters by Cadence virtuoso

## **Professional Experience**

---

### **Intern, Wuhan Integrated Circuit Design & Engineering Co, Hubei, China**

Jul.2023 - Aug.2023

- Learned about approaches of testing and measuring chips or circuits, including using test equipment and writing testbench by using Verilog HDL
- Assisted engineers to document test results, organizing and analyzing experimental data by using MATLAB

## **Honors & Awards**

---

- Silver Prize of National College Students IC Innovation Competition in Central China Region Jul.2024
- Silver Prize of National College Students Mathematics Competition in Hubei Province Nov.2022
- Scholarships for academic excellence in HUST (2/26) Sep.2022
- Outstanding Student Leader Scholarship in HUST (1/26) Sep.2022
- U.S. Collegiate Mathematical Modeling Competition S Award May.2022
- Freshman Academic Excellence Scholarship in HUST (2/27) Mar.2022
- Freshmen Cultural and Sports Scholarships in HUST (2/27) Mar.2022

## **Skills & Interests**

---

**Language skills:** Chinese (Native); English (IELTS: 7.5)

**Programming skills:** C, C++, MATLAB, Verilog, Keil, Python, LaTeX

**Tools:** Cadence virtuoso, Vivado, Quartus, Modelsim, Vitis, Tesseract