1. E203_CNN_Genesys2

2. e203移植


- 2.1 include的文件设置为verilog header和 global include
- 2.2 e203移植
 - 2.2.1 时钟和复位移植
 - 2.2.2 JTAG/UART移植
- 2.3 HelloWorld
- 2.4 vivado固化流程
- 3. e203 axi
- 4. cnn 卷积加速器
- 5. e203_cnn_soc
- 6. PPA
- 7. 不足与改进
 - 7.1 总结
 - 7.2 后续工作


1. E203_CNN_Genesys2

Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.

2. e203移植

2.1 include的文件设置为verilog header和 global include





2.2 e203移植

2.2.1 时钟和复位移植

```
input wire CLK200M_p
                            , // Genesys2 has a differential LVDS 200MHz
oscillator
   input wire CLK200M_n
                            , // R19 button. When pressing, value = 0
   input wire fpga_rst
                           // 16MHz clock
   wire clk 16M
   wire CLK32768KHZ
                           // 32768KHz clock
   wire mmcm_locked
                           // mmcm_locked
   wire ck_rst
                       ; // wire reset_periph;
   clk_wiz_0 u1_clk_wiz (
        .clk_in1_n (CLK200M_n ),
        .clk_in1_p (CLK200M_p ),
                               ),//active low
        .resetn
                   (ck_rst
        .locked
                   (mmcm_locked),
        .clk_out1 (clk_16M
   );
   clk_div u1_clk_div(
        .clk
                   (clk_16M
        .rst_n
                   (ck_rst
                               ),
        .clk_div
                   (CLK32768KHZ)
   );
   // assign ck_rst = fpga_rst & mcu_rst;
   assign ck_rst = fpga_rst;
```


2.2.2 JTAG/UART移植

IOBUF原语

```
// IOBUF: Single-ended Bi-directional Buffer
// All devices
// Xilinx HDL Language Template, version 2020.1
IOBUF #(
.DRIVE(12), // Specify the output drive strength
.IBUF_LOW_PWR("TRUE"), // Low Power - "TRUE", High Performance = "FALSE"
.IOSTANDARD("DEFAULT"), // Specify the I/O standard
.SLEW("SLOW") // Specify the output slew rate
) IOBUF_inst (
.0(0), // Buffer output
.IO(IO), // Buffer inout port (connect directly to top-level port)
.I(I), // Buffer input
.T(T) // 3-state enable input, high=input, low=output
);
// End of IOBUF_inst instantiation
```

IOBUF

Primitive: Input/Output Buffer
PRIMITIVE_GROUP: I/O
PRIMITIVE_SUBGROUP: BIDIR_BUFFER
Families: UltraScale, UltraScale+



Introduction


The IOBUF primitive is needed when bidirectional signals require both an input buffer and a 3-state output buffer with an active-High 3-state T pin. The IOBUF is a generic IOBUF. A logic-High on the T pin disables the output buffer. When the output buffer is 3-stated (T = High), the input buffer and any on-die receiver termination (uncalibrated or DCI) are ON. When the output buffer is not 3-stated (T = Low), any on-die receiver termination (uncalibrated or DCI) is disabled.

I/O attributes that do not impact the logic function of the component such as IOSTANDARD, DRIVE and SLEW should be supplied to the top-level port via an appropriate property. For details on applying such properties to the associated port, see the *Vivado Design Suite Properties Reference Guide* (UG912).

Logic Table

Inp	uts	Bidirectional	Outputs		
Т	I	IO	0		
1	Х	Z	IO		
0	1	1	1		
0	0	0	0		

使用Genesys2的PMOD_JD作为JTAG/UART连接口:




```
// JD (used for JTAG connection)
inout wire mcu_TDO , //MCU_TDO-N17
                        , //MCU_TCK-P15
inout wire mcu_TCK
inout wire mcu_TDI
                          //MCU_TDI-T18
inout wire mcu_TMS
                          //MCU_TMS-P17
wire iobuf_jtag_TCK_o;
IOBUF
#(
  .DRIVE(12),
  .IBUF_LOW_PWR("TRUE"),
  .IOSTANDARD("DEFAULT"),
  .SLEW("SLOW")
IOBUF_jtag_TCK
  .O(iobuf_jtag_TCK_o),
  .IO(mcu_TCK),
  .I(1'b0),
  .T(1'b1)
);
assign dut_io_pads_jtag_TCK_i_ival = iobuf_jtag_TCK_o ;
PULLUP pullup_TCK (.O(mcu_TCK));
wire iobuf_jtag_TMS_o;
IOBUF
#(
  .DRIVE(12),
  .IBUF_LOW_PWR("TRUE"),
  .IOSTANDARD("DEFAULT"),
  .SLEW("SLOW")
)
IOBUF_jtag_TMS
  .O(iobuf_jtag_TMS_o),
  .IO(mcu_TMS),
  .I(1'b0),
  .T(1'b1)
);
assign dut_io_pads_jtag_TMS_i_ival = iobuf_jtag_TMS_o;
PULLUP pullup_TMS (.O(mcu_TMS));
wire iobuf_jtag_TDI_o;
IOBUF
#(
```

```
.DRIVE(12),
  .IBUF_LOW_PWR("TRUE"),
  .IOSTANDARD("DEFAULT"),
  .SLEW("SLOW")
IOBUF_jtag_TDI
  .O(iobuf_jtag_TDI_o),
  .IO(mcu_TDI),
  .I(1'b0),
  .T(1'b1)
);
assign dut_io_pads_jtag_TDI_i_ival = iobuf_jtag_TDI_o;
PULLUP pullup_TDI (.O(mcu_TDI));
wire iobuf_jtag_TDO_o;
IOBUF
#(
  .DRIVE(12),
  .IBUF_LOW_PWR("TRUE"),
  .IOSTANDARD("DEFAULT"),
  .SLEW("SLOW")
IOBUF_jtag_TDO
  .O(iobuf_jtag_TDO_o),
  .IO(mcu_TDO),
  .I(dut_io_pads_jtag_TDO_o_oval),
  .T(~dut_io_pads_jtag_TDO_o_oe)
);
```

2.3 HelloWorld

根据文档创建HelloWorld例子

4.5. How to develop with Nuclei Studio(Ver.2022-04) — Hummingbirdv2 E203 Core and SoC 0.2.1 documentation https://doc.nucleisys.com/hbirdv2/quick start/ide latest.html




2.4 vivado固化流程

ref


https://blog.csdn.net/qq_39507748/article/details/116072620

Genesys2 Flash Type: s25fl256sxxxxxx0



3. e203 axi

在e203 core引出axi接口,桥接到gpio,通过Nuclei工具链编译调试,控制gpio点亮LED。





4. cnn 卷积加速器


训练模型,量化权重

```
To enable the following instructions: SSE SSE2 SSE3 SSE4.1 SSE4.2 AVX AVX2
AVX_VNNI FMA, in other operations, rebuild TensorFlow with the appropriate
compiler flags.
Epoch 1/5
422/422 [============ ] - 2s 4ms/step - loss: 2.9520 -
accuracy: 0.6470 - val_loss: 0.4986 - val_accuracy: 0.9043
Epoch 2/5
accuracy: 0.7207 - val_loss: 0.5097 - val_accuracy: 0.9197
Epoch 3/5
422/422 [=====] - 1s 4ms/step - loss: 1.5168 -
accuracy: 0.7340 - val_loss: 0.5317 - val_accuracy: 0.9268
Epoch 4/5
accuracy: 0.7366 - val_loss: 0.5422 - val_accuracy: 0.9267
Epoch 5/5
422/422 [============ ] - 1s 3ms/step - loss: 1.4085 -
accuracy: 0.7364 - val_loss: 0.5607 - val_accuracy: 0.9307
313/313 [=========== ] - Os 914us/step - loss: 1.3088 -
accuracy: 0.9188
Test Accuracy: 0.9187999963760376
[array([[[ 20.]],
      [[ 60.]],
      [[ 18.]]],
     [[[ 56.]],
      [[ 88.]],
      ΓΓ105.]]],
```

```
[[[ 40.]],
        [[ 74.]],
        [[101.]]]], dtype=float32), array([19.], dtype=float32)]
[]
[array([[ -7., 29., -5., ..., 16., -29., 4.],
        [ 1., 27., -6., ..., 8., -20., -8.],
        [ 1., 16., -9., ..., 10., -26., 2.],
        ...,
        [ 1., 28., -2., ..., 5., -22., 3.],
        [-15., 21., -7., ..., 3., -26., 2.],
        [ -6., 25., -11., ..., 9., -18., 2.]], dtype=float32), array([ -4., 15., -3., -8., 5., 10., -2., 9., -18., -3.],
        dtype=float32)]
[]
```








ref

https://blog.csdn.net/qq_42025108/article/details/113134186


将卷积加速器模块封装为带axi接口的ip,主机通过axi写入开始信号,卷积模块开始识别,结果输出到led上。



test.py运行识别程序, 大约耗时4,965,900 ns。

```
Fully Connected Layer Result: [[ -308921 -658985 1199098 -267905 -1924023 -129580 -191511 -2645061 -16240 -1799078]] 最大值是: 1199098 Final Recognition Result: 2 Recognition cost: 4965900 ns
```


加速器运算大约耗时10,205ns。



python卷积前两行结果:


```
Convolution Step 1 Result: 19
                                    Convolution Step 27 Result: 19
Convolution Step 2 Result: 19
                                    Convolution Step 28 Result: 19
Convolution Step 3 Result: 19
                                    Convolution Step 29 Result: 19
Convolution Step 4 Result: 19
                                    Convolution Step 30 Result: 19
Convolution Step 5 Result: 19
                                    Convolution Step 31 Result: 19
Convolution Step 6 Result: 19
                                    Convolution Step 32 Result: 19
Convolution Step 7 Result: 19
                                    Convolution Step 33 Result: 19
Convolution Step 8 Result: 19
                                    Convolution Step 34 Result: 19
Convolution Step 9 Result: 19
                                    Convolution Step 35 Result: 215
Convolution Step 10 Result: 19
                                    Convolution Step 36 Result: 236
Convolution Step 11 Result: 19
                                    Convolution Step 37 Result: 204
Convolution Step 12 Result: 19
                                    Convolution Step 38 Result: 420
Convolution Step 13 Result: 19
                                    Convolution Step 39 Result: 540
Convolution Step 14 Result: 19
                                    Convolution Step 40 Result: 463
Convolution Step 15 Result: 19
                                    Convolution Step 41 Result: 504
Convolution Step 16 Result: 19
                                    Convolution Step 42 Result: 357
Convolution Step 17 Result: 19
                                    Convolution Step 43 Result: 155
Convolution Step 18 Result: 19
                                    Convolution Step 44 Result: 19
Convolution Step 19 Result: 19
                                    Convolution Step 45 Result: 19
Convolution Step 20 Result: 19
                                    Convolution Step 46 Result: 19
Convolution Step 21 Result: 19
                                    Convolution Step 47 Result: 19
Convolution Step 22 Result: 19
                                    Convolution Step 48 Result: 19
Convolution Step 23 Result: 19
                                    Convolution Step 49 Result: 19
Convolution Step 24 Result: 19
                                    Convolution Step 50 Result: 19
Convolution Step 25 Result: 19
                                    Convolution Step 51 Result: 19
Convolution Step 26 Result: 19
                                    Convolution Step 52 Result: 19
```

卷积模块前两行结果:



卷运算结果一致。

5. e203_cnn_soc





通过**Nuclei**工具链编译调试,延时10s,向地址0x40000000最低位写1,给卷积模块发送启动信号,卷积模块开始识别,根据识别结果点亮对应的led。

```
#define CONV_AXI_REGO_ADDR 0x40000000

printf("Please wait 10s for recognition\n");
delay_1ms(10000);

unsigned int* p_reg0;
p_reg0 = (unsigned int *)CONV_AXI_REGO_ADDR;

*p_reg0 = 0x00000001;

delay_1ms(500);
printf("recognition success!\n");
delay_1ms(10000);
```

HummingBird SDK Build Time: May 5 2024, 18:59:22


Download Mode: ILM

CPU Frequency 15991439 Hz

MISA: 0x40001105 MISA: RV32IMAC


Please wait 10s for recognition

recognition success!




6. PPA

Power



Ultilization



Name 1	Slice LUTs (203800)	Slice Registers (407600)	F7 Muxes (101900)	F8 Muxes (50950)	Slice (50950)	LUT as Logic (203800)	LUT as Memory (64000)	Block RAM Tile (445)	DSPs (840)	Bonded IOB (500)	IBUFDS (480)	BUFGCTRL (32)	MMCME2_ADV (10)	STARTUF (1)
design_1_wrapper	8.42%	3.45%	0.58%	0.23%	13.98%	8.35%	0.23%	7.19%	2.86%	6.80%	0.21%	37.50%	20.00%	100.
design_1_i (design_1)	8.42%	3.45%	0.58%	0.23%	13.98%	8.35%	0.23%	7.19%	2.86%	0.00%	0.21%	37.50%	20.00%	100.

Timing



7. 不足与改进

7.1 总结

- 本项目完成了模型训练、前向量化、硬件设计的全流程设计,可以快速迁移到基于各种数据集的图像分类的应用上。
- 实现了对单张图片(来自片上)进行快速识别

• 体会:通过本项目的研究和探索,我们学习了深度学习的知识和嵌入式系统构建与实操,完成了神经网络加速器的硬件实现及其性能优化。系统性能达到了满意的效果。感谢课程的授课老师和学长们为我们提供了这样一个锻炼动手能力的机会和交流项目经验的平台,以及指导。

7.2 后续工作

实现对单张图片(来自片外)进行快速识别 多张图片 在卷积后数据变成了32位,输入到全连接之前可以尝试截断为8位。 加入全连接层的偏置计算。

- 图片以及权重数据通过AXI传输或使用BROM存储
- 使用脉动阵列实现卷积
- 设计流水线提高吞吐量