

A

B

C

D

A

B

C

D

1

2

3

4

U1

73 A0/TIMER0_CH0/SP12_SCK/SI2_RE0
74 A1/TIMER0_CH1/SP12_SOUT/SI2_RE18
84 A2/TIMER0_CH2/FPWM0_A3/MC_ABS0/SP12_SIN/SI2_RE2
92 A3/TIMER0_CH3/SP12_CS0/FPWM0_B3/MC_ABS2/SI2_RE3
108 A4/TIMER1_CH0/SP12_CS1/TIMER0_CH4/FPWM1_A2/SI2_RE4/MC_FAB
14 A5/SP11_CS0/TIMER1_CH5/SP10_CS7/SI2_RE5
12 A8/TIMER2_CH4/SP11_SIN/SI2_RE8
2 A6/SP11_SCK/TIMER2_CH2/SI2_RE6
10 A7/SP11_SOUT/TIMER2_CH3/SI2_RE7
134 A9/SP12_CS7/TIMER2_CH5/FPWM0_B3/FPWM0_FA/SEO_SRX1
118 A10/SP12_CS0/FPWM0_BO/FPWM0_X2/SI2_RE9/SE1_SRX1
120 A11/SP12_SCK/FPWM0_A0/FPWM0_A2/SI2_RE10
122 A12/SP12_SOUT/FPWM0_A2/FPWM0_B2/SI2_RE11
136 A13/FPWM0_B2/FPWM0_FA/SP12_SIN/SI2_RE12
CAN1_TXD 143 A14/CAN1_TXD/TIMER1_CH4/SI2_RE13
144 A15/TIMER1_CH5/CANO_RXD/CAN1_RXD/SI2_RE14
109 B0/CANO_TXD/TIMER1_CH2/SSCM_DEBUG0/SI2_RE15
CAN1_RXD 110 B1/ETIMER1_CH3/SSCM_DEBUG1/CANO_RXD/CAN1_RXD/SI2_RE16
114 B2/LINO_TXD/SP10_CS4/SSCM_DEBUG2/SI2_RE17
116 B3/SP10_CS5/SSCM_DEBUG3/LINO_RXD
89 B4/NPC_HNDSHK_TDO
MCU_TDI 86 B5/SP10_CS7/TDI
138 B6/MC_CGM_CLK_OUT/SP12_CS2/SI2_RE18
43 B7/ADCO_ANO/LINO_RXD
ADC0_Group0 47 B8/ADCO_AN1/TIMER0_CH5
ADC0_SEL0 52 B9/ADCO_ADC1_AN1
ADC0_SEL1 53 B10/ADCO_ADC1_AN2
ADC0_SEL2 54 B11/ADCO_ADC1_AN3
MUX_OUT 55 B12/ADCO_ADC1_AN4
ADC1_Group0 60 B13/ADCO_ANO/LINO_RXD
ADC1_Group1 64 B14/ADC1_AN1/TIMER0_CH4/SI2_RE19
ADC1_Group2 62 B15/ADC1_AN2/SI2_RE20
66 C0/ADC1_AN3
ADC0_Group2 41 C1/ADCO_AN2
ADC0_Group3 45 C2/ADCO_AN3
SP10_CS 11 C4/SP10_CS0/FPWM0_X1/SSCM_DEBUG4/SI2_RE22
SP10_CLK 13 C5/SP10_SCK/SSCM_DEBUG5/FPWM0_FA/SI2_RE23
SP10_MOSI 142 C6/SP10_SOUT/FPWM0_B1/SSCM_DEBUG6/SI2_RE24
SP10_MISO 15 C7/FPWM0_A1/SSCM_DEBUG7/SP10_SINX
111 C10/SP12_CS2/FPWM0_A3/FPWM0_FA1
80 C11/ETIMER0_CH4/SP12_CS2/EN0_TX_ER/SP13_CS0
82 C12/TIMER0_CH5/SP12_CS3/FAST/SP13_CS1/SE1_SRX0
101 C13/TIMER1_CH1/FPWM1_A0/CTU_0_EXT_IN/FPWM0_EXT_SYNC
103 C14/TIMER1_CH2/CTU_0_EXT_TGR/SP11_CS7/FPWM1_B0
124 C15/FLRAY_FR_A_TXEN/TIMER1_CH0/FPWM0_A1/CTU_0_EXT_IN/FPWM0_EXT_SYNC
30 XTAL
29 XTAL
RST 1 NMI

ECCU_F1
ECCU_F2

VDD_LV_I0
VDD_LV_PL1
VDD_HV_PMU
VDD_LV_CORE
VDD_HV_ADV
VDD_HV_FL4
VDD_HV_OSC

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06


VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06

VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06



VDD_LV_I04
VDD_LV_I03
VDD_LV_I02
VDD_LV_I01
VDD_LV_PL1
VDD_LV_CORE6
VDD_LV_CORE3
VDD_LV_CORE2
VDD_LV_CORE1
VDD_LV_ADV
VDD_LV_FL4
VDD_LV_OSC
VDD_LV_ADRE1
VDD_LV_ADRE0
VDD_LV_PMU/VDD_HV_PMU_AUX/VDD_HV_I06



J1		J2	
WiperGear_Low	1 32	LowSpeed	1 32
WiperGear_High	2 31	HighSpeed	2 31
WiperGear_Inte	3 30	IntervSpeed	3 30
LEDDoorSwitchStatus	4 29	Wash_Ctrl	4 29
RFDoorLockCtrl	5 28	RFDoorLockCtrl	5 28
LFDoorSwitchStatus	6 27	RRDoorLockCtrl	6 27
RRDoorSwitchStatus	7 26	RFDoorLockCtrl	7 26
LFDoorFbkStatus	8 25	RRDoorUnLockCtrl	8 25
RFDoorFbkStatus	9 24	RRDoorUnLockCtrl	9 24
LFDoorFbkStatus	10 23	LFDoorUnLockCtrl	10 23
RRDoorFbkStatus	11 22	RFDoorUnLockCtrl	11 22
TrunkDoorFbkStatus	12 21	LFDoorUnLockCtrl	12 21
FrontHoodSwitchStatus	13 20	CentralDoorLockCtrl	13 20
TrunkDoorSwitchStatus	14 19	TrunkDoorUnLockCtrl	14 19
CentralDoorLockSwitch	15 18		15 18
	16 17		16 17

Title		
Size	Number	Revision
A4		
Date:	3/13/2025	Sheet of
File:	D:\1-Development\Designer\...\BCM1.SchDoc	
	Drawn By:	

电源管理



1

2

3

4

A

A

JTA1051T3

CAN0通信芯片

B

B

JTA1051T3

CAN2通信芯片




















C

C

多路复用ADC采集器

D

D



Title		
Size	Number	Revision
A4		
Date:	3/13/2025	Sheet of
File:	D:\1-Development\Designer\...\BCM3.Sch	Drawn By:

1

2

3

4

A

B

C

D

A

B

C

D



三态输出控制器

三态输出控制器

Title		
Size	Number	Revision
A4		
Date:	3/13/2025	Sheet of
File:	D:\1-Development\Designer\...\BCM4.Sch	Drawn By:

Line #	Name	Description	Designator	Quantity	Manufacturer 1	Manufacturer Part Number 1	Manufacturer Lifecycle 1	Supplier 1	Supplier Part Number 1	Supplier Unit Price 1	Supplier Subtotal 1
	74HC595W_Q100		[NoValue], U, U?	10							
	CAP		C1, C2, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28	27							
	CAP_Election		C3	1							
	ZENER		D1, D2, D3	3							
	DIODE		D4	1							
	ZENER1		D5, D6, D7, D8, D9, D10	6							
	DIP32		J1, J2	2							
	CON2	Connector	J3, J4, J10	3							
	CON2		J5	1							
	CON3	Connector	J6, J7	2							
	CON4	Connector	J8, J9	2							
	L		L1, L3	2							
	BLM18KG121TZ1		L2	1							
	TRANS1		L4	1							
	CON_PWR		P1	1							
	DIP14		P2	1							
	BUK9M24		Q1	1							
	NPN		Q2, Q3	2							
	RES		R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32	32							
	L9826		U	1							
	M95512		U	1							
	TJA1020		U	1							
	TJA1051T/3		U	1							
	VN7016AJ		U	1							
	VNH5019		U	4							
	VNH5050		U	1							
	VNH7070		U	1							
	MPC5744PFK1AMLQ9		U1	1							
	MC33FS6522LAE		U4	1							
	74LVC2G08		U5, U7	2							
	74LVC1G08		U6	1							
	74HC4051		U, U?	13							
	SN74LVC8T2		U, U?	2							
	VND7050AJ		U, U?	11							
	VNH7100		U, U?	2							