

Publication # 55730 Revision: 1.19

Issue Date: March 2016

© 2012 - 2016 Advanced Micro Devices, Inc. All rights reserved.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

Trademarks

AMD, the AMD Arrow logo, AGESA, PowerXpress, CrossFire, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Reverse engineering or disassembly is prohibited.

HDMI is a trademark of HDMI Licensing, LLC.

HyperTransport is a licensed trademark of the HyperTransport Technology Consortium.

Microsoft is a registered trademark of Microsoft Corporation.

PCIe is a registered trademark of PCI-Special Interest Group (PCI-SIG).

Dolby Laboratories, Inc.

Manufactured under license from Dolby Laboratories.

Rovi Corporation

This device is protected by U.S. patents and other intellectual property rights. The use of Rovi Corporation's copy protection technology in the device must be authorized by Rovi Corporation and is intended for home and other limited pay-per-view uses only, unless otherwise authorized in writing by Rovi Corporation.

USE OF THIS PRODUCT IN ANY MANNER THAT COMPLIES WITH THE MPEG ACTUAL OR DE FACTO VIDEO AND/OR AUDIO STANDARDS IS EXPRESSLY PROHIBITED WITHOUT ALL NECESSARY LICENSES UNDER APPLICABLE PATENTS. SUCH LICENSES MAY BE ACQUIRED FROM VARIOUS THIRD PARTIES INCLUDING, BUT NOT LIMITED TO, IN THE MPEG PATENT PORTFOLIO, WHICH LICENSE IS AVAILABLE FROM MPEG LA, L.L.C., 6312 S. FIDDLERS GREEN CIRCLE, SUITE 400E, GREENWOOD VILLAGE, COLORADO 80111.



Common Platform Module Implementation Guide

Contents

Revision	History	6
Chapter	1 Introduction	8
1.1	Goals	8
1.2	Purposed Modules	8
1.3	Architecture Overview	9
Chapter	2 Platform Definition Table Structure	12
2.1	CPM Definition Table Pointer List	12
2.2	CPM Table Common Header Structure	12
2.3	AMD CPM Main Table	13
2.4	AMD CPM Platform ID Table	16
2.5	AMD CPM ACPI Thermal Fan Table	17
2.6	AMD CPM Adaptive S4 Table	19
2.7	The Tables for CPM Display Feature	20
2.7.	AMD CPM Display Feature Table	20
2.7.2	2 AMD CPM Display Device Path Table	23
2.7.	3 AMD CPM Specific SSID Table	26
2.7.	AMD CPM Rebrand Dual Graphics SSID Table	27
2.8	AMD CPM EXT ClkGen Table	29
2.9	The Tables for CPM GPIO Init	30
2.9.	AMD CPM Pre Init Table	30
2.9.2	2 AMD CPM GPIO Init Table	31
2.9.	3 AMD CPM GEVENT Init Table	33
2.9.4	AMD CPM GPIO Device Config Table	35
2.9.	5 AMD CPM GPIO Device Detection Table	36
2.9.0	AMD CPM GPIO Device Reset Table	38
2.9.	AMD CPM GPIO Device Power Table	39
2.9.8	AMD CPM GPIO Mem Voltage Table	41
2.9.9	AMD CPM GPIO VDDP/VDDR Voltage Table	42
2.9.	10 AMD CPM PCIe® Clock Table	43
2.10	The Tables for CPM PCIe [®] Init	44

Comi	mon I	Platform Module Implementation Guide	55730	Rev. 1.19	March 2016
2.1	10.1	AMD CPM PCIe® Topology Table			44
2.1	10.2	AMD CPM PCIe® Topology Override Table			45
2.1	10.3	AMD CPM Express Card Table			47
2.1	10.4	AMD CPM Wireless Button Table			47
2.1	10.5	AMD CPM other Hot-plug Card Table			48
2.11	AM	AD CPM Zero Power ODD Table			49
2.12	AM	AD CPM Save Context Table			50
Chapte	er 3	CPM PEI/DXE/SMM Driver for Kernel	•••••	•••••	52
3.1	An	ndCpmInitPeim			52
3.2	An	ndCpmInitDxe			58
3.3	An	ndCpmInitSmm			61
Chapte	er 4	CPM OEM PEI Driver Overview	•••••	•••••	63
4.1	An	ndCpmOemInitPeim			63
Chapte	er 5	CPM PEI/DXE/SMM Drivers for Feature	•••••	•••••	65
5.1	The	e Drivers for ACPI Thermal Fan			65
5.2	The	e Drivers for Adaptive S4			66
5.3	The	e Driver for Boot Time Record			66
5.4	The	e Drivers for Display Feature			67
5.5	The	e Driver for CPM EC Init			68
5.6	The	e Driver for GPIO Init			69
5.7	The	e Drivers for PCIe [®] Init			70
5.8	The	e Driver for Zero Power ODD			71
Chapte	er 6	Sample Code	•••••	•••••	74
6.1	AM	AD CPM Build Options			74
6.1	1.1	Add AGESA™ V9 Support			74
6.2	AM	ID CPM OEM Table Sample			75
6.3	An	ndCpmOemInitPeim Driver Sample			87
6.4	AC	GESA TM Wrapper and Hook Function Sample			91



55730	Rev	1 19	March	2016
<i>5515</i> 0	IXC V .	1.1/	1VI ai Cii	2010

List	of	Fig	ures
------	----	-----	------

55730 Rev. 1.19 March 2016

Revision History

Date	Revision	Description
March 2016	1.19	Add AGESA V9 support.
November 2015	1.18	Update ZPODD Hot Plug function in 'The Driver for Zero Power ODD'.
September 2015	1.17	Update AMD_CPM_ZERO_POWER_ODD_TABLE. Update AMD_CPM_GEVENT_SETTING Parameter definition SciTrigAuto.
June 2015	1.16	Add EnableDgpuSmbusInPX in AMD_CPM_DISPLAY_FEATURE_CONFIG
January 2015	1.15	Update AMD_CPM_DISPLAY_FEATURE_CONFIG Update AMD_CPM_DEVICE_PATH_TABLE
October 2014	1.14	Update AMD_CPM_GEVENT_SETTING Add AMD CPM Platform ID Table Update AMD_CPM_GPIO_PIN Update AMD_CPM_COMMON_FUNCTION Update AMD_CPM_PREDEFINED_SAVE_CONTEXT Update AMD_CPM_DISPLAY_FEATURE_CONFIG Add AMD CPM Rebrand Dual Graphics SSID Table
March 2014	1.13	Add AMD_CPM_OTHER_HOTPLUG_CARD_TABLE
December 2013	1.12	Update AMD_CPM_MAIN_TABLE Update AMD_CPM_GPIO_SETTING Update AMD_CPM_GEVENT_ITEM Update AMD_CPM_GEVENT_SETTING Update AMD_CPM_PREDEFINED_SAVE_CONTEXT Update AMD_CPM_PEIM_PUBLIC_FUNCTION Update AMD_CPM_COMMON_FUNCTION Add AMD_CPM_GPIO_VDDP_VDDR_VOLTAGE_TABLE Update Sample Code
March 2013	1.11	Update AMD_CPM_COMMON_FUNCTION
February 2013	1.10	Update AMD_CPM_COMMON_FUNCTION Update AMD_CPM_TABLE_PPI Update AMD_CPM_TABLE_PROTOCOL
February 2013	1.09	Update AMD_CPM_COMMON_FUNCTION
February 2013	1.08	Remove AmdCpmOemInitDxe driver
January 2013	1.07	Update AMD_CPM_COMMON_FUNCTION Update AMD_CPM_MAIN_TABLE Update AMD_CPM_DISPLAY_FEATURE_TABLE Add AMD_CPM_WIRELESS_BUTTON_TABLE Update Sample Code



Common Platform Module Implementation Guide

Date	Revision	Description
December 2012	1.06	Update AMD_CPM_COMMON_FUNCTION
		Update AMD_CPM_PEIM_PUBLIC_FUNCTION
		Update AMD_CPM_MAIN_TABLE
		Add AMD_CPM_SAVE_CONTEXT_TABLE
November 2012	1.05	Update AMD_CPM_EXPRESS_CARD_TABLE
October 2012	1.04	Update AMD_CPM_TABLE_PROTOCOL
September 2012	1.03	Update the following structure
		AMD_CPM_DISPLAY_FEATURE_CONFIG
		AMD_CPM_DISPLAY_FEATURE_TABLE
		AMD_CPM_GPIO_DEVICE_DETECTION
August 2012	1.02	Add Adaptive S4 support
August 2012	1.01	1. Merge Ext ClkGen module in GPIO Init module
		2. Update the following structures:
		AMD_CPM_MAIN_TABLE
		AMD_CPM_ACPI_THERMAL_FAN_TABLE
		AMD_CPM_DEVICE_PATH_ITEM
		AMD_CPM_PRE_SETTING_ITEM
		AMD_CPM_TABLE_PPI
		AMD_CPM_COMMON_FUNCTION
		AMD_CPM_PEIM_PUBLIC_FUNCTION
		3. Update the size of GPIO pin from 8-bit to 16-bit
		4. Remove Common Interface Driver
		5. Remove some SMI handlers from AmdCpmDisplayFeatureSmm
		Driver
		6. Add AmdCpmTableHobPpi in AmdCpmInitPeim Driver.
May 2012	1.00	First Revision

55730 Rev. 1.19 March 2016

Chapter 1 Introduction

The AMD Common Platform Module (CPM) software is a BIOS procedure library designed to aid AMD customers to quickly implement AMD platform technology into their products.

This document covers the interface definition for the procedure library and provides some guidelines on how to use the library in the customer's environment.

This chapter explains the goals of the CPM software.

1.1 Goals

The Common Platform Module is designed to support the Unified Extensible Firmware Interface (UEFI) code base. It is intended to enable Independent BIOS Vendors (IBVs), as well as OEM's in house UEFI code base with well-defined interfaces or wrappers. The different UEFI code bases share the same source code. The same feature or function only needs to be implemented one time. If there is an issue, it needs to be investigated and fixed in one code base.

The Common Platform Module defines the standard programming interfaces for different AMD platform BIOS. Different platform BIOS can use the same table format to define the board specific feature, such as GPIO pins, GEVENT pins and On-board Device Power On/Off sequence. Not all modules are appropriate for all platforms or programs, it depends on the board design and the platform feature that you want to support.

1.2 Purposed Modules

The following modules are included in Common Platform Module

ACPI Thermal Fan Control

• Use ACPI method to switch fan speed according to the CPU temperature.

Adaptive S4, Enhance user's experience on system resume time and battery life.

Boot Time Record

Provides a pre-defined macro and driver to record the time stamp in BIOS post sequence.

Display Feature

• Includes a set of display features which may be shared by mobile and desktop platforms, such as PowerXpressTM(PX), Hyper CrossFireTM (HCF), and Surround View (SView).

Common Platform Module Implementation Guide

EC Init

• This module is used to initialize external KBC controller to enable S5+ in battery mode.

GPIO Init

• Initialize GPIO and GEVENT pins according to the board design and setup option. Define on-board device initialization sequences and Initialize PCIe[®].

PCIe® Init

• Define PCIe Topology Table and PCIe Device Reset Interface. It also provides Express Card support on APU or NB PCIe slot.

Zero Power ODD

Provide ZeroPowerOdd support and ODD hot-plug support

1.3 Architecture Overview




Figure 1. Common Platform Module Overview

The Common Platform Module (CPM) can be separated into three different parts.

• Platform OEM Driver

55730 Rev. 1.19 March 2016

- CPM Kernel Drivers
- Platform Feature Drivers

The Platform OEM Driver includes AmdCpmOemInitPeim drivers. This driver is platform dependent and it provides platform definition table for CPM in PEI and DXE stages. If the table needs to be used in both stages, it should be defined in AmdCpmOemInitPeim and the setting will be passed to DXE stage by using Hob data structure. AmdCpmOemInitPeim is mandatory for CPM. AmdCpmOemInitPeim can also provide call back function to override platform definition table according to the setup option.

The CPM Kernel Drivers include AmdCpmInitPeim, AmdCpmInitDxe and AmdCpmInitSmm driver. AmdCpmInitPeim gets the platform definition tables from AmdCpmOemInitPeim and copies the table, which may be overridden, to the allocated cache area. It may trigger a callback function which is defined in AmdCpmOemInitPeim to update the table according to setup menu or other condition. AmdCpmInitPeim provides a Ppi function for other PEI driver to get the pointer of the definition table and common functions. AmdCpmInitDxe will do the same task as AmdCpmInitPeim in DXE stage except that it will duplicate the definition table in PEI stage from Hob data structure. AmdCpmInitSmm will provide an interface for SMM driver to get the pointer of definition tables and common functions.

Each platform feature may include one UEFI driver in PEI, DXE or SMM stage. These drivers are used to implement the specific feature and must be installed after Platform OEM Driver or CPM Kernel Driver. Platform specific information can be obtained by accessing the definition table.

Platform BIOS needs to define a set of tables in Platform OEM Drivers for one specific platform. These tables include all platform specific information, such as GPIO pins, GEVENT pins, Power On/Off sequence, Thermal Fan Policy, etc. The CPM will use this information to initialize the board. Platform BIOS only needs to provide these tables. The detailed programming will be implemented in CPM. The function code does not need to be implemented multiple times.

One platform BIOS may be used to support several different platforms. Only one set of tables will be used in BIOS post time. We may use different tables for different platforms. We can also use same table to support different platforms. In the table header, PlatformMask is used to identify which platforms this table supports.

Some CPM features may also need ACPI table to support. These ACPI tables in CPM will be packaged to a SSDT table in build time. There are three methods to communicate between CPM driver and SSDT table.

- Some ASL code will be patched in post time, such as GEVENT pin
- CPM driver allocated a buffer in ACPI memory in the post time and pass the platform information to SSDT table.
- SSDT table generates software SMI which will be handled in CPM driver.

There are the following methods to communicate between these SSDT tables and main BIOS.



Common Platform Module Implementation Guide

- CPM SSDT table defines some methods or data which will be used by main DSDT methods or other SSDT methods.
- CPM SSDT uses some external methods or data which are requested to be defined in DSDT or other SSDT table.

Common Platform Module also needs SMI functions to implement the some of the features. AGESATM/FCH Driver or CIM-X Driver have provided interface to register new SMI handler.

55730 Rev. 1.19 March 2016

Chapter 2 Platform Definition Table Structure

Platform Definition Table defines all platform specific parameters for Common Platform Module, such as GPIO, G-Event, Fan Policy, Power Sequence, etc. These tables should be defined in AmdCpmOemInitPeim Driver.

2.1 CPM Definition Table Pointer List

It is required to define a CPM Definition Table Pointer List in AmdCpmOemInitPeim. The list pointer needs to be passed by AMD_CPM_OEM_TABLE_PPI to AmdCpmInitPeim. All definition tables have to be included in this table list.

Example:

Void * gPcmTableList[] = {
 & gPemMainTable,
 & gPemDisplayFeatureTable
 ...

2.2 CPM Table Common Header Structure

This structure is used to define the header of CPM table.

Prototype

Parameter

TableSignature: This is a table signature. The same table type will have same signature.

We can find the table by searching this signature in BIOS or memory

image. The signature of CPM main table is "\$CPM"

Common Platform Module Implementation Guide

TableSize: This is the table size in bytes. This field should be set to 0 for CPM

command table.

FormatRevision: This is the revision of table format. It needs to be updated if the

definition of table structure is changed.

ContentRevision: This is the revision of table content. It needs to be updated if any data in

the table is changed.

PlatformMask: This is platform revision the table supports. Each bit represents a

different platform revision. If the bit current platform used is set, it means that this table should be used by CPM. If 0, it means that this

table will always be used.

Attribute: This is the table attribute. It is used to define when this table will be used

and whether this table will be overridden.

Bit0: PEI
Bit1: DXE
Bit2: SMM
Bit3: Override
Bit4~31: Reserved

2.3 AMD CPM Main Table

This structure is used to define CPM main table.

Prototype

```
typedef struct {
AMD_CPM_TABLE_COMMON_HEADER
                                         Header:
UINT8
                             PlatformName[32];
UINT8
                             BiosType;
                             CurrentPlatformId;
UINT16
UINT32
                             PcieMemIoBaseAddr;
UINT32
                             AcpiMemIoBaseAddr;
AMD_CPM_POINTER
                                   Service:
AMD_CPM_POINTER
                                   TableInRomList;
AMD_CPM_POINTER
                                   TableInRamList;
AMD CPM POINTER
                                   TableInHobList;
AMD CPM POINTER
                                   HobTablePtr;
AMD_CPM_DISPLAY_FEATURE_CONFIG
                                         DisplayFeature;
                             ZeroPowerOddEn;
UINT8
UINT8
                             AcpiThermalFanEn;
UINT8
                             ExtClkGenEn;
```

55730 Rev. 1.19 March 2016

UINT8 UnusedGppClkOffEn;

UINT8 AdaptiveS4En;
UINT8 WirelessButtonEn;

AMD_CPM_EC_CONFIG Ec;

UINT8 TdpLimitChangeEn;
UINT8 SmiCheckToolEn;
UINT8 LpcUartEn;
UINT8 ProchotEn;

} AMD_CPM_MAIN_TABLE;

Parameter

Header: Table header. The Signature should always be "\$CPM".

PlatformName: This is the platform name in 32-bytes.

BIOS Type: This is used to define BIOS type this table supports.

Bit0: External BIOS
Bit1: Internal BIOS
Bit2: SLT BIOS

Bit3: Emulation BIOS

Bit4 - 31 Reserved

CurrentPlatformId: This is the platform Id of current platform. It is used to identify

whether one CPM definition table is used for current platform by checking PlatformMask[CurrentPlatformId]. If CurrentPlatformId >31, all tables will be included in table list and CurrentPlatformId

should be overridden later by

AMD CPM PLATFORM ID TABLE.

PcieMemIoBaseAddr: This is the PCIe Memory IO Base address. CPM will use this base

address to access PCI register. If 0, CPM kernel will get the value

from MSR register.

AcpiMemIoBaseAddr: This is the ACPI Memory IO Base address. CPM will use this base

register to access special south bridge register, such as GPIO, IoMux, PMIO, etc. If 0, CPM kernel will get the value from PMIO register.

Service: Reserved for internal use.

TableInRomListPtr: Reserved for internal use. **TableInRamListPtr:** Reserved for internal use.

AcpiMemIoBaseAddr: This is the ACPI Memory IO Base address. CPM will use this base

TableInHobListPtr:Reserved for internal use.HobTablePtr:Reserved for internal use.DisplayFeature:Reserved for internal use.

Common Platform Module Implementation Guide

Bit0: PowerXpressFixedMode

Bit1 – 2 PowerXpressDynamicMode

Bit3: HyperCrossFire

Bit5 – 7 Reserved

Bit8: IsDgpuPrimary

Bit9: IsBrightnessByDriver

Bit10: DisableDgpuAudioInPX

Bit11: DualGraphicsNotSupported

Bit12: DgpuDisplayOutput

Bit13: SpecialPostIgpu

Bit14: PulseGeneratorSupport

Bit15: RebrandDualGraphics

Revision 0: Rebranding a dual graphics feature

by overriding the SSID of

dGPU device to the DID of iGPU

Revision 1: Rebranding a dual graphics feature

by overriding the SSID

according to DevId and RevId of

iGPU and dGPU

Bit16: FullPciEmulationSupport

Full PCI Emulation when dGPU is powered off is

supported, if set to one

Bit17: DetachableGraphicsSupport

Bit18: D3ColdSupport

Bit19: HybridGraphicsSupport

Bit20: EnableDgpuSmbusInPX

Enable DGPU SMBus slave device if PowerXpressTM Mode is enabled

Bit21 – 31 Reserved

ZeroPowerOddEn: This is configuration parameter to control Zero Power ODD module.

Bit0: ZeroPowerOdd Enable.

Bit1: ODD Hot-plug Enable if BIT0 = 1.

55730 Rev. 1.19 March 2016

Bit2: Assume System Boot With PS0.

Bit3: Enable _PRW method.

Bit4: Enable port reset workaround.

AcpiThermalFanEn: This is configuration parameter to control ACPI Thermal Fan

module.

Bit0: Enable ACPI Thermal Fan Control.

ExtClkGenEn: The parameter to initialize external ClkGen.

 $0x00 \sim 0x7F$: ClkGen Init Parameter

UnusedGppClkOffEn: This is configuration parameter to control PCIe clock.

Bit0: Disable Clock on unused GPP port.

AdaptiveS4En: This is configuration parameter to control Adaptive S4.

0x00 Disable

0x01 EC mode enable

0x02 RTC mode enable

WirelessButtonEn: This is configuration parameter to control Wireless Button Config.

0x00 Disable 0x01 Radio Off

0x02 Power Off

Ec: This is configuration parameter to control EC module.

Bit0: Reserved.

Bit1: Reserved.

Bit2: S5+ Enable

TdpLimitChangeEn: Reserved

SmiCheckToolEn: Reserved

LpcUartEn: Reserved

ProchotEn: Reserved

2.4 AMD CPM Platform ID Table

The following table is used to get platform ID from GPIO pins or EEPROM chip.

Prototype

typedef struct {

AMD_CPM_TABLE_COMMON_HEADER Header;

Platform Definition Table Structure



Common Platform Module Implementation Guide

```
UINT16 GpioPin[AMD_PLATFORM_ID_TABLE_SIZE]; } AMD CPM PLATFORM ID TABLE;
```

Parameter

Header: Table header.

GpioPin: The array of GPIO pin for platform Id

Prototype

Parameter

Header: Table header.

SmbusSelect: SMBus Number

SmbusAddress: SMBus Address

SmbusOffset: SMBus Offset

2.5 AMD CPM ACPI Thermal Fan Table

The following table is used to define Fan Policy, FANOUT pin and GEVENT pin.

Prototype

```
typedef struct {
   AMD_CPM_TABLE_COMMON_HEADER Header;
   AMD_CPM_FAN_HW_CONFIG FanHwConfig;
   AMD_CPM_FAN_POLICY FanPolicy;
} AMD_CPM_ACPI_THERMAL_FAN_TABLE;
```

Parameter

55730 Rev. 1.19 March 2016

Header: Table header.

FanHwConfig: FanOut Pin and GEVENT Pin.

FanPolicy: Thermal Fan Policy.

The following is the structure to define Thermal HW Config.

Prototype

Parameter

EventPin: GEVENT Pin Number.

FanNum: FANOUT Pin Number.

0: FANOUT0. 1: FANOUT1

The following is the structure to define Thermal Fan Policy.

Prototype

```
typedef struct {
  UINT8
                      CpuCRT;
                      CpuPSV;
  UINT8
                      CpuAC0;
  UINT8
                      CpuAC1;
  UINT8
  UINT8
                      CpuAC2;
  UINT8
                      CpuAC3;
                      CpuAL0;
  UINT8
  UINT8
                      CpuAL1;
  UINT8
                      CpuAL2;
  UINT8
                      CpuAL3;
                      ThermalSensor;
  UINT8
  UINT8
                      HysteresisInfo;
  UINT8
                      HysteresisInfoPsv;
} AMD_CPM_FAN_POLICY;
```

Parameter

CpuCRT: Critical Temperature.



Common Platform Module Implementation Guide

CpuPSV: Passive Temperature.

CpuAC0~3: TemperatureThreshold $0 \sim 3$.

CpuAL0~3: Fan Speed PWM Level $0 \sim 3$.

Thermal Sensor: Thermal Sensor Select.

Hysteresis Info: Hysteresis Setting for Active Cooling.

Hysteresis InfoPsv: Hysteresis Setting for Passive Cooling.

2.6 AMD CPM Adaptive S4 Table

The following table is used to define the parameter for Adaptive S4 feature.

Prototype

typedef struct {

AMD_CPM_TABLE_COMMON_HEADER
UINT8
BufferType;
UINT8
BufferOffset;
UINT8
BufferSize;
UINT8
EcRamOffset;

} AMD_CPM_ADAPTIVE_S4_TABLE;

Parameter

Header: Table header.

BufferType: The type of data buffer.

5: BIOS RAM Other: Reserved

BufferOffset: The start address of data buffer.

BufferSize: The size of data buffer.

EcRamOffset: The offset of EC RAM when EC mode is enabled.

55730 Rev. 1.19 March 2016

2.7 The Tables for CPM Display Feature

There are several types of tables to be designed to support Display Feature. These tables have different purpose.

- **AMD CPM Display Table:** Define the parameters for Display Feature SSDT table and other function.
- **AMD CPM Device Path Table:** Define the device path for all graphic devices which may support one of display feature.
- **AMD CPM Specific SSID Table:** Define the vendor id and device id of the bridge or device which SSID needs to be updated. If this table does not exist, the SSID of bridges and devices to support the enabled display feature should be updated.

2.7.1 AMD CPM Display Feature Table

This table is used to define platform specific setting for SSDT table and other functions in display feature module.

Prototype

```
typedef struct {
AMD_CPM_TABLE_COMMON_HEADER
                          FunctionDisableMask:
UINT8
UINT8
                          MxmDeviceId;
UINT8
                                           MxmOverTempEvent;
                                           MxmOverTempStateId;
UINT8
UINT8
                                           DisplayConnectEvent;
                                           DockingDeviceId;
UINT8
UINT8
                                           MuxFlag;
UINT8
                                           DisplayMuxDeviceId;
UINT8
                                           I2CMuxDeviceId;
UINT8
                          AtpxConnector8Number;
AMD_CPM_DISPLAY_CONNECTOR_8
                                        AtpxConnector8[20]:
                           AtpxConnector9Number;
UINT8
AMD_CPM_DISPLAY_CONNECTOR_9
                                        AtpxConnector9[20];
                          AtifSupportedNotificationMask;
UINT32
UINT8
                           AtifDeviceCombinationNumber:
UINT8
                          AtifDeviceCombinationBuffer[20];
UINT8
                           Atif16Buffer[0x100];
} AMD_CPM_DISPLAY_FEATURE_TABLE;
```

Parameter

Header: Table header.

Common Platform Module Implementation Guide

FunctionDisableMask: BIT0: Do not update the SSID of iGPU or dGPU.

BIT1: Do not add the SSDT table for display feature. BIT2: Do not enable SW SMI for Display Feature.

MxmDeviceId: The ID of MXM Module. It has to match with the ID of MXM

model which is used in GPIO Device Tables.

MxmOverTempEvent: GEVENT pin number for MXM_OVERT#.

MxmOverTempStateId: Forced Power State Id if MXM_OVERT# is low.

DisplayConnectEvent: GEVENT pin number for Discrete GPU display connect /

disconnect event

Docking Device Id: The Device Id to control the detection of Docking if BIT7 = 0. If

BIT7 = 1, it will be the forced status to be reported to display

driver.

MuxFlag: The flag for Mux-Based Power Xpress.

DisplayMuxDeviceId: The device Id to control display mux pin.

I2CMuxDeviceId: The device Id to control the switch of I2c line.

AtpxConnector8Number: Number of reported display connectors in ATPX sub-function 8.

AtpxConnector8: The Connector information for ATPX sub-function 8. The

connector information will be generated automatically according to the PCIe topology table if AtpxConnector8Number = 0xFF.

AtpxConnector9Number: Number of reported display connectors in ATPX sub-function 9.

AtpxConnector9: The Connector information for ATPX sub-function 9. The

connector information will be generated automatically according to the PCIe topology table if AtpxConnector9Number = 0xFF.

AtifSupportedNotificationMask: Supported Notifications Mask in ATIF sub-function 0.

Bit 0: Display switch request is supported.

Bit 1: Expansion mode change request is supported.

Bit 2: Thermal state change request is supported.

Bit 3: Forced power state change request is supported.

Bit 4: System power source change request is supported.

Bit 5: Display configuration change request is supported.

Bit 6: PowerXpress graphics switch toggle request is supported.

Bit 7: Panel brightness change request is supported.

Bit 8: Discrete GPU display connect/disconnect event is

supported

55730 Rev. 1.19 March 2016

Bits 31-9: Reserved (must be zero).

AtifDeviceCombinationNumber: The number of Display Device Combination.

AtifDeviceCombinationBuffer: The data of Display Device Combination.

Atif16Buffer: The data for Query Brightness Transfer Characteristics

The following table is used to define connector information for ATPX function 8.

Prototype

```
typedef struct {
UINT8 Flags;
UINT8 AtifId;
UINT8 AdaptorId;
UINT16 AcpiId;
} AMD_CPM_DISPLAY_CONNECTOR_8;
```

Parameter

Flags: Bit	0: display	output supported	by the	graphics	device
------------	------------	------------------	--------	----------	--------

identified by Adapter ID.

Bit 1: display detectable through HPD by the graphics device

identified by Adapter ID.

Bit 2: display I2C/Aux lines available to the graphics device

identified by Adapter ID.

Bits 7-3: Reserved (must be zero).

AtifId: ATIF display vector is defined as:

Bit 0: LCD1
Bit 1: CRT1
Bit 2: TV
Bit 3: DFP1
Bit 4: CRT2
Bit 5: LCD2

Bit 6: Reserved (must be zero)

Bit 7: DFP2 Bit 8: CV Bit 9: DFP3 Bit 10: DFP4 Bit 11: DFP5 Bit 12: DFP6

Bits 15-13: Reserved (must be zero).

AdaptorId: Adapter ID: 0 = integrated graphics device, 1 = discrete graphics

device on the lowest numbered PCIe bus, increments per PCIe

bus number.



Common Platform Module Implementation Guide

Acpild: Connector ACPI ID (local, per adapter), can be different for the

same connector where output is multiplexed between two

adapters.

The following table is used to define connector information for ATPX function 9.

Prototype

```
typedef struct {
UINT8 AtifId;
UINT8 HpdPortId;
UINT8 DdcPortId;
} AMD_CPM_DISPLAY_CONNECTOR_9;
```

Parameter

AtifId: Same as AtifId in AMD_CPM_DISPLAY_CONNECTOR_8...

HpdPortId: HPD Port ID:

0 = not available

1 = HPD1

2 = HPD2

3 = HPD3

4 = HPD4

5 = HPD5

6 = HPD6

DdcPortId: DDC Port ID:

0 = not available

1 = DDC1

2 = DDC2

3 = DDC3

4 = DDC4

5 = DDC5

6 = DDC6

7 = DDC7

8 = DDC8.

2.7.2 AMD CPM Display Device Path Table

The Device Path Table is used to define display devices which may be enabled for display feature.

55730 Rev. 1.19 March 2016

Prototype

```
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER Header;
  AMD_CPM_DEVICE_PATH_ITEM
      Path[AMD_DISPLAY_DEVICE_PATH_SIZE];
} AMD_CPM_DEVICE_PATH_TABLE;
```

Parameter

Header: Table header.

Path: The array of display device path. If Feature of the path = 0,

it means the end of the array.

The following structure is used to define one display device path.

Prototype

typedef struct {	
AMD_CPM_DISPLAY_FEATURE_SUPPORT	Feature;
UINT8 IsDgpu;	
AMD_CPM_PCI_DEVICE_FUNCTION	Bridge;
AMD_CPM_PCI_DEVICE_FUNCTION	Device;
UINT8	DeviceId;
UINT8	Mode;
UINT8	DeviceIdVcc;
} AMD_CPM_DEVICE_PATH_ITEM;	

Parameter

Feature: Display features this display device to support.

IsDgpu: 0: Integrated GPU. 1: Discrete GPU.

Bridge: Device and function number of the bridge. If 0, there is no

bridge.

Device: Device and function number of the device.

DeviceId: Device Id to control GPIO pin.

Mode: Power Mode. 0: Power Off. 1: Power On.

DeviceIdVcc: Device Id for Vcc when D3Cold is support

Common Platform Module Implementation Guide

The following structure is used to define which feature this display device supports.

Prototype

```
typedef union {
UINT32
                            Raw;
struct {
      UINT32
                            PowerXpress:1;
      UINT32
                            HyperCrossFire:1;
      UINT32
                            SurroundView:1;
      UINT32
                            D3Cold:1:
      UINT32
                            Reserved1:12;
      UINT32
                            Bus:8;
      UINT32
                            Reserved2:4;
      UINT32
                            Removable:1;
      UINT32
                            Vga:1;
      UINT32
                            Exist:1;
      UINT32
                            Valid:1;
                            Mask;
} AMD_CPM_DISPLAY_FEATURE_SUPPORT;
```

Parameter

PowerXpress: 0: Not Support PowerXpress. **1:** Support PowerXpress.

HyperCrossFire: 0: Not Support HyperCrossFire. **1:** Support

HyperCrossFire.

SurroundView: 0: Does Not Support SurroundView. **1:** Supports

SurroundView.

D3Cold: 0: Does Not Support D3Cold. **1:** Supports D3Cold.

Bus: The bus number of device. It is Internal Use Only.

Removable: The flag of the device to be power on or off dynamically. It

is Internal Use Only.

Vga: The flag of primary display device. It is Internal Use Only.

Exist: The flag of display device attached. It is Internal Use Only.

Valid: 0: Invalid Item. 1: Valid Item.

55730 Rev. 1.19 March 2016

The following structure is used to define PCI device and function of the bridge or device.

Prototype

Parameter

Device: PCI device number.

Function: PCI function number.

2.7.3 AMD CPM Specific SSID Table

Specific SSID Table is used to set SSID of display device which needs to be set to different value according to the feature to be enabled. Display Driver will enable different features according to this SSID. For one platform, one special display feature may only be enabled for some special display devices. By default, all SSID of display device in device path table will be updated. If this specific SSID table exists, the CPM will compare the device id & vendor id of the display device with this table. If it is matched, the SSID of the device will be overridden. Otherwise, it will be kept as the original value

Prototype

```
typedef struct {
   AMD_CPM_TABLE_COMMON_HEADER Header;
   AMD_CPM_SPECIFIC_SSID_ITEM Item[AMD_SPECIFIC_SSID_DEVICE_SIZE];
} AMD_CPM_SPECIFIC_SSID_TABLE;
```

Parameter

Header: Table header.

Path: The array of Specific SSID Item. If VendorId and DeviceId

of the item = 0xFFFF, it means the end of the array.

The following structure is used to define vendor ID and device ID of PCI device which needs to update SSID.

Prototype

typedef struct {	
UINT16	VendorId;



Common Platform Module Implementation Guide

UINT16 DeviceId; AMD_CPM_SPECIFIC_SSID_ITEM;

Parameter

VendorId: Vendor ID of PCI Device

DeviceId: Device ID of PCI Device.

2.7.4 AMD CPM Rebrand Dual Graphics SSID Table

This table is used to set SSID of display device in Dual Graphics configuration

Prototype

Parameter

Header: Table header.

Item: The array of Vendorld and Device Id for Rebrand Dual

Graphics SSID. If VendorId and DeviceId of the item =

0xFFFF, it means the end of the array.

Prototype

55730 Rev. 1.19 March 2016

Parameter

Header: Table header.

Item: The array of Vendorld and Device Id for Rebrand Dual

Graphics SSID. If VendorId and DeviceId of the item =

0xFFFF, it means the end of the array.

The following structure is used to define vendor ID and device ID of PCI device which needs to update SSID.

Prototype

Parameter

Vendor ID of PCI Device

Device ID of PCI Device.

IsDgpu: Is Igpu or Dgpu. 0: iGpu; 1: dGpu

Prototype

Parameter

dDeviceId: Device ID for dGPU

dRevId: Devision ID for dGPU

iSsid: SSID for iGPU

Common Platform Module Implementation Guide

2.8 AMD CPM EXT ClkGen Table

This table is used to define the initialize sequence of external ClkGen and the method to set PCIe clock.

Prototype

Parameter

Header: Table header.

SmbusSelect: SMBus Select of External ClkGen

0: SMBus 0**1:** SMBus 1

SmbusAddress: SMBus Address of External ClkGen

Item: The list of External Clock Item

The following structure is used to define External Clock Item.

Prototype

Parameter

Function: The ID of the external ClkGen Item. 0x00~0x7F is for

initial sequence. $0x80 \sim 0x8F$ is used to disable PCIe clock.

0x90~0x9F is used to enable ClkReq. 0xA0~0xFE is

reserved. 0xFF is the end item of list.

55730 Rev. 1.19 March 2016

Offset: The offset of external ClkGen register.

AndMask: The register bits which will be kept.

OrMask: The register bits which will be set.

2.9 The Tables for CPM GPIO Init

There are several tables to be used to define the setting of PCIe device.

- **AMD CPM Pre Init Table:** Define the register setting before GPIO module to be initialized.
- **AMD CPM GPIO Init Table:** Define the initial setting for GPIO pins.
- **AMD CPM GEVENT Init Table:** Define the initial setting for GEVENT pins.
- AMD CPM GPIO Device Config Table: Define the method to initialize the device.
- **AMD CPM GPIO Device Detection Table:** Define the GPIO setting to detect the device.
- AMD CPM GPIO Device Reset Table: Define GPIO reset sequence of the device.
- **AMD CPM GPIO Device Power Table:** Define GPIO power on or off sequence of the device
- AMD CPM GPIO Mem Voltage Table: Define GPIO setting to set memory voltage.
- AMD CPM PCIe® Clock Table: Define the setting of PCIe clock and ClkReq.
- **AMD CPM Ext ClkGen Table:** Define the initialize sequence of external clock generator and how to program PCIe clock and ClkReq.

2.9.1 AMD CPM Pre Init Table

This table is used to define special register settings which should be set before GPIO initialize.

Prototype

```
typedef struct {
    AMD_CPM_TABLE_COMMON_HEADER
    AMD_CPM_PRE_SETTING_ITEM
    } AMD_CPM_PRE_INIT_TABLE;
    Header;
    Item[AMD_PRE_INIT_SIZE];
```

Parameter

Header: Table Header.

Item: The list of register setting which needs to be set before GPIO

initialization.



Common Platform Module Implementation Guide

This Structure is used to define the setting of one special register.

Prototype

 typedef struct {
 UINT8
 Type;

 UINT8
 Select;

 UINT8
 Offset;

 UINT8
 AndMask;

 UINT8
 OrMask;

 UINT8
 Stage;

 } AMD_CPM_PRE_SETTING_ITEM;

Parameter

Type: Register type. **0:** FCH MMIO. **1:** PCI

Select: The register sub-type.

Offset: The offset of register.

AndMask: The AND mask of the register value to set.

OrMask: The OR mask of the register value to set.

Stage: The stage number to load this register.

2.9.2 AMD CPM GPIO Init Table

This table is used to define GPIO initial setting.

Prototype

55730 Rev. 1.19 March 2016

Parameter

Header: Table Header.

GpioList: The setting list of GPIO pins

The following structure is used to define the setting of one GPIO pin.

Prototype

```
typedef struct {
UINT16 Pin;
AMD_CPM_GPIO_SETTING Setting;
} AMD CPM GPIO ITEM;
```

Parameter

Pin: GPIO Pin Number.

Setting: The setting for this GPIO pin.

The following structure is the definition of GPIO setting.

Prototype

```
typedef union {
UINT16
                            Raw
struct {
      UINT8
                            Out:1;
      UINT8
                            OutEnB:1;
                            PullUpSel:1;
      UINT8
      UINT8
                            SetEnB:1;
      UINT8
                            Sticky:1;
      UINT8
                            PullUp:1;
      UINT8
                            PullDown:1;
      UINT8
                            PresetEn:1;
      UINT8
                                              IoMux:3:
      UINT8
                                              IoMuxEn:1;
      UINT8
                                              DrvStrengthSel:2;
      UINT8
                                              Reserved:2;
                            GPIO:
} AMD_CPM_GPIO_SETTING;
```

Parameter

Raw: It is used to access this structure by 16-bit mode.

Out: 0: Set GPIO to low 1: Set GPIO to high if OutputEnB = 0.

OutEnB: 0: GPIO Output. 1: GPIO input



Common Platform Module Implementation Guide

PullUpSel: 0: 4K. **1:** 8K

SetEnB: if 1, both of Out and OutEnB will be ignored and these fields will

not be updated.

Sticky: If 1, GPIO setting will be kept after reset

PullUp: 0: Pull up Disable. **1:** Pull up Enable

PullDown: **0:** Pull down Disable. **1:** Pull down Enable

PresetEn: If 1, the value of Sticky, Sticky, PullUp and Pull Down will be set

to GPIO register.

IoMux: Multi-function IO pin function select for this GPIO pin

IoMuxEn: If 1, the value of IOMux will be set to IOMux register.

DrvStrengthSel: 0: 4mA. **1:** 8mA. **2:** 12mA. **3:** 16mA

2.9.3 AMD CPM GEVENT Init Table

This table is used to define initial setting of GVENT pins.

Prototype

Parameter

Header: Table Header.

GeventList: The setting list of GEVENT pins

The following structure is used to define the setting of one GEVENT pin.

Prototype

```
typedef struct {
    UINT16 Pin;
    AMD_CPM_GEVENT_SETTING Setting;
} AMD_CPM_GEVENT_ITEM;
```

55730 Rev. 1.19 March 2016

Parameter

Pin: GPIO Pin Number.

 $0x00 \sim 0x3F$: GEVENT $0x100 \sim 0x1FF$: GPIO Interrupt

Setting: The setting for this GEVENT or GPIO interrupt pin.

The following structure is the definition of GPIO setting.

Prototype

```
typedef union {
  UINT16
                            Raw;
  struct {
                                       EventEnable:1;
    UINT16
                                       SciTrig:1;
    UINT16
    UINT16
                                       SciLevl:1;
                                       SmiSciEn:1;
    UINT16
    UINT16
                                       SciS0En:1;
                                       SciMap:5;
    UINT16
                                       SciTrigAuto:1;
    UINT16
    UINT16
                                       SmiTrig:1;
                                       SmiControl:4:
    UINT16
                                Gevent;
  }
  struct {
    UINT16
                                       DebounceTmrOut:4;
    UINT16
                                       DebounceTmrOutUnit:1;
                                       DebounceCntrl:2;
    UINT16
                                       Reserved:1;
    UINT16
    UINT16
                                       LevelTrig:1;
                                       ActiveLevel:2;
    UINT16
                                       InterruptEnable:2;
    UINT16
    UINT16
                                       WakeCntrl:3:
                                       GPIO;
} AMD CPM GEVENT SETTING;
```

Parameter

Raw: It is used to access this structure by 16-bit mode.

EventEnable: 0: Disable, **1:** Enable.

SciTrig: 0: Falling Edge. **1:** Rising Edge

SciLevl: 0: Edge Trigger. 1: Level Trigger.

SmiSciEn: 0: Not send SMI. 1: Send SMI

SciS0En: 0: Disable. 1: Enable



Common Platform Module Implementation Guide

SciMap: 0000b ~ 1111b. SCI interrupt mapping for this GEVENT pin

SciTrigAuto: 0: Disable. 1: Enable

SmiTrig: 0: Active Low. 1: Active High.

SmiControl: 0: Disable. 1: SMI. 2: NMI. 3: IRQ13

DebounceTmrOut: Specifies the debounce timer out number

DebounceTmrOutUnit: 0: 30.5μs (One RtcClk period), 1: 122μs (four RtcClk periods)

DebounceContrl: 00b: No debounce, **01b:** Preserve low glitch

10b: Preserve high glitch, **11b:** Remove glitch

LevelTrig: 0: Edge trigger, **1:** Level trigger

ActiveLevel: 00b: Active High. **01b:** Active Low. **10b:** Active on both edges if

LevelTrig=0

InterruptEnable: BIT0: Enable interrupt status, BIT1: Enable interrupt delivery

WakeCntrl: BIT0: Enable wake in S0I3 state, BIT1: Enable wake in S3 state,

BIT2: Enable wake in S4/S5 state

2.9.4 AMD CPM GPIO Device Config Table

This table is used to define the initialize sequence of the on-board devices.

Prototype

Parameter

Header: Table Header.

DeviceList: The config list of all onboard devices

55730 Rev. 1.19 March 2016

The following structure is used to define the setting of each device.

Prototype

```
typedef struct {
  UINT8
                              DeviceId:
  union {
    UINT8
                              Raw;
    struct {
      UINT8
                              Enable:2;
      UINT8
                              ResetAssert:1;
      UINT8
                              ResetDeassert:1;
      UINT8
                     Reserved:4;
    }
                          Setting;
                              Config;
} AMD_CPM_GPIO_DEVICE_CONFIG;
```

Parameter

DeviceId: The Device ID of the device which needs GPIO pin to control, such

as Reset, Detection, Power On or Off. The DeviceId should always

be the same for one device in different tables...

Enable: The default setting in post.

0: Power Off1: Power On2: Auto Detection

Reset Assert: Reset pin needs to be asserted before the device is powered on if

ResetAssert = 1.

Reset Deassert: Reset pin needs to be de-asserted after the device is powered on if

ResetDeassert = 1.

2.9.5 AMD CPM GPIO Device Detection Table

This table is used to define how to detect the device.

Prototype

Parameter

Header: Table Header.



Common Platform Module Implementation Guide

DeviceDetectionList: The config list of all onboard devices

The following structure is used to define the detection sequence of one device.

Prototype

typedef struct { UINT8 DeviceId; UINT8 Type; UINT16 PinNum1; Value1: UINT8 UINT16 PinNum2; UINT8 Value2; PinNum3; UINT16 Value3: UINT8 } AMD_CPM_GPIO_DEVICE_DETECTION;

Parameter

DeviceId: The Device ID of the device

Type: The default setting in post.

0: One GPIO pin

Two GPIO pin AND
 Two GPIO pin OR
 Three GPIO pin AND
 Three GPIO pin OR

PinNum1: GPIO Pin One number.

Value1: GPIO Pin One value when the device is attached.

PinNum2: GPIO Pin Two number.

Value2: GPIO Pin Two value when the device is attached.

PinNum3: GPIO Pin Three number.

Value3: GPIO Pin Three value when the device is attached.

55730 Rev. 1.19 March 2016

2.9.6 AMD CPM GPIO Device Reset Table

This table is used to define how to reset the device.

Prototype

Parameter

Header: Table Header.

DeviceResetList: The item list of the reset

The following table is used to define GPIO pin.

Prototype

Parameter

Pin: The pin number of GPIO.

 $0x0000 \sim 0x00$ FF is for FCH GPIO.

 $0x0100 \sim 0x01FF$ is for EC GPIO on CRB. $0x0200 \sim 0x02FF$ is for ECRAM GPIO on CRB.

Value: The value of GPIO pin. It should be 0 or 1 only.

The following structure is used to define one step of one device reset

Prototype

```
typedef struct {
UINT8 DeviceId;
UINT8 Mode;
UINT8 Type;
union {
UINT32 Stall;
AMD_CPM_GPIO_PIN GPIO;
}
Config;
```



Common Platform Module Implementation Guide

UINT8 InitFlag; AMD_CPM_GPIO_DEVICE_RESET;

Parameter

DeviceId: The Device Id of the device

Mode: 0: Reset Assert

1: Reset De-assert

2: Delay between reset assert and de-assert

Type: Type of the register if Mode = 0 or 1.

0: GPIO**1:** Special Pin

Stall: Delay in 1μ s/unit between reset assert and de-assert if Mode = 2.

GPIO: The GPIO setting if Type = 0

InitFlag: The flag to init this item in the post time. It will be overridden if the

DeviceId is also used in AMD CPM GPIO Device Config Table.

0: Disable

Set in stage one
 Set in stage two

3: Not set in BIOS post. The value will be passed to ASL code

2.9.7 AMD CPM GPIO Device Power Table

This table is used to define how to power on or off the device.

Prototype

55730 Rev. 1.19 March 2016

Parameter

Header: Table Header.

DevicePowerList: The item list to power on or off the device.

The following structure is used to define one step to power on or off the device.

Prototype

```
typedef struct {
  UINT8
                          DeviceId;
  UINT8
                          Mode;
  UINT8
                          Type;
  union {
     UINT32
                              Stall;
     AMD CPM GPIO PIN
                              SetGpio;
                              WaitGpio;
     AMD_CPM_GPIO_PIN
                          Config;
  UINT8
                          InitFlag;
} AMD_CPM_GPIO_DEVICE_POWER;
```

Parameter

DeviceId: The Device Id of the device

Mode: 0: Power Off

1: Power On

Type: 0: Set GPIO

1: Wait GPIO

2: Stall

Stall: Delay in $1 \mu \text{s/unit}$ if Type = 2.

SetGpio: Set GPIO pin if Type = 0

WaitGpio: Wait for the value of GPIO pin if Type = 1

InitFlag: The flag to init this item in the post time. It will be overridden if the

DeviceId is also used in AMD CPM GPIO Device Config Table.

0: Disable

1: Set in stage one

2: Set in stage two

3: Not set in BIOS post. The value will be passed to ASL code

Common Platform Module Implementation Guide

2.9.8 AMD CPM GPIO Mem Voltage Table

This table is used to set the memory voltage according to the memory speed.

Prototype

Parameter

Header: Table Header.

Item: The item list to set memory voltage.

The following structure is used to define the GPIO pins to set the memory voltage.

Prototype

Parameter

Voltage: The index of memory voltage which has to match with the

setting of AGESA. It is the end of list if Voltage = 0xFF.

0: Initial value for VDDIO

1: 1.5V 2: 1.35V 3: 1.25V

GpioPin1: The pin number of GPIO one

Value1: The value to set for GPIO one

GpioPin2: The pin number of GPIO two.

55730 Rev. 1.19 March 2016

Value2: The value to set for GPIO two

2.9.9 AMD CPM GPIO VDDP/VDDR Voltage Table

This table is used to set the VDDP/VDDR voltage according to the memory setting.

Prototype

Parameter

Header: Table Header.

Item: The item list to set VDDP/VDDR voltage.

The following structure is used to define the GPIO pins to set the memory voltage.

Prototype

Parameter

Voltage: The index of VDDP/VDDR voltage which has to match with the

setting of AGESA. It is the end of list if Voltage = 0xFF.

0: 0.95 Volt1: 1.05 Volt

GpioPin1: The pin number of GPIO one

Value1: The value to set for GPIO one

Common Platform Module Implementation Guide

2.9.10 AMD CPM PCIe® Clock Table

This table is used to define the setting of PCIe Clock.

Prototype

```
typedef struct {
   AMD_CPM_TABLE_COMMON_HEADER Header;
   AMD_CPM_PCIE_CLOCK_ITEM Item[AMD_PCIE_CLOCK_SIZE];
} AMD_CPM_PCIE_CLOCK_TABLE;
```

Parameter

Header: Table header.

Item The definition of PCIe Clock

The following structure is used to define each PCIe Clock.

Prototype

```
typedef struct {
  UINT8
                        ClkId;
  UINT8
                        ClkReq;
  UINT8
                        ClkIdExt;
  UINT8
                        ClkReqExt;
  UINT8
                        DeviceId;
                        Device;
  UINT8
  UINT8
                        Function;
  UINT8
                     SlotCheck:
  UINT32
                        SpecialFunctionId;
} AMD_CPM_PCIE_CLOCK_ITEM;
```

Parameter

ClkId: The ID of PCIe Clock for Internal ClkGen.

ClkReq: PCIe Clock Setting for Internal ClkGen.

0x00: Clock Disable 0xFF: Clock Always On

 $0x01\sim0x0A$: CLK_REQ0 \sim CLK_REQ10

ClkId: The ID of PCIe Clock for External ClkGen.

55730 Rev. 1.19 March 2016

ClkReq: PCIe Clock Setting for External ClkGen.

0x00: Clock Disable 0xFF: Clock Always On

 $0x01\sim0x0A$: CLK_REQ0 \sim CLK_REQ10

DeviceId: The Device Id in GPIO Device Detection Table. If it is not 0xFF,

GPIO Device Detection Table will be used to check the status of the

device. If the device does exist, the clock will be disabled.

Device: The device number of PCIe Bridge this clock is connected.

Function: The function number of PCIe Bridge this clock connected.

SlotCheck: The device behind the bridge will be check. The clock will be

disabled if there is no device is found. **BIT0:** Check whether the PCI space exists

BIT1: Check whether the device exists according to GPIO pins. **BIT2:** Check whether clock power management is enabled in PCI

space

BIT3-6: Reserved

BIT7: Change PCIe Clock in ACPI method

SpecialFunctionId: This Id is used to do some special sequence for this device while

setting the clock.

2.10 The Tables for CPM PCIe® Init

There are several tables used to define the setting of PCIe device.

- **AMD CPM PCIe® Topology Table:** Define the PCIe topology structure of the platform.
- **AMD CPM PCIe**® **Topology Override Table:** Define the items in AMD CPM PCIe Topology Table to be overridden and how to override.
- **AMD CPM Express Card Table:** Define the parameter of Express Card on APU PCIe port.

2.10.1 AMD CPM PCIe® Topology Table

The following table is used to define PCIe Topology Table which will be passed to AGESA. The definition of PCIe_PORT_DESCRIPTOR and PCIe_DDI_DESCRIPTOR is same as that in AGESA.

Prototype

typedef struct {
 AMD_CPM_TABLE_COMMON_HEADER Header;
 UINT32 SocketId;



Common Platform Module Implementation Guide

PCIe_PORT_DESCRIPTOR Port[AMD_PCIE_PORT_DESCRIPTOR_SIZE];
PCIe_DDI_DESCRIPTOR Ddi[AMD_PCIE_DDI_DESCRIPTOR_SIZE];
} AMD_CPM_PCIE_TOPOLOGY_TABLE;

Parameter

Header: Table header.

SocketId: The Socket Id of this PCIe Topology table.

Port: PCIe Port Descriptor List

Ddi: PCIe DDI Descriptor List.

2.10.2 AMD CPM PCIe® Topology Override Table

PCIe Topology Table is changed according to different board configuration or setup option. CPM will update the topology table dynamically according to this override table. This override table can be hardcoded in the build time. It can be also updated in the early POST time.

Prototype

Parameter

Header: Table header.

Item: The array of override item. If the flag of item = 0xFF, it means

the end of the array. CPM will update one of PCIe Port

Descriptor or PCIe DDI Descriptor according to each override

EnableOverride:1;

item.

The following structure is used to define one of PCIe Topology Override Item.

Prototype

UINT8

```
typedef struct {
union {
UINT8
struct {
```

55730 Rev. 1.19 March 2016

```
UINT8
                                             DdiTypeOverride:1;
                                             LaneOverride:1;
     UINT8
     UINT8
                                             PortPresentOverride:1;
     UINT8
                                             IsDdi:1;
     UINT8
                                             Reserved:2:
     UINT8
                                             Valid:1;
                                      Config;
   }
                               Flag:
 UINT8
                               Offset:
                               Enable:
UINT8
                               DdiType;
UINT8
UINT8
                               PortPresent;
UINT8
                               StartLane;
UINT8
                               EndLane:
} AMD_CPM_PCIE_TOPOLOGY_OVERRIDE_ITEM;
```

Parameter

Flag: This is the flag of this override item. It will be last and invalid item if

Flag = 0xFF.

Bit0: 0: Enable Override Disable. 1: Enable Override EnableBit1: 0: DDI Type Override Disable. 1: DDI Type Override

Enable

Bit2: 0: Lane Override Disable. 1: Lane Override Enable

Bit3: 0: Port Present Override Disable. 1: Port Present Override

Enable

Bit4: 0: Override Port Descriptor. 1: Override DDI Descriptor

Bit 5-6: Reserved

Bit7: 0: Invalid Override Item. 1: Valid Override Item.

Offset: The offset of descriptor to override in Port Descriptor

List or DDI Descriptor List according to the value of

IsDdi in Flag.

Enable: The EngineType of the descriptor to be set, if

EnableOverride = 1.

DdiType: The ConnectorType of the DDI descriptor to be set, if

DdiTypeOverride = 1 and IsDdi = 1.

PortPresent: The PortPresent of the Port descriptor to be set, if

PortPresentOverride = 1 and IsDdi = 0.

StartLane: The StartLane of the Port descriptor to be set, if

PortPresentOverride = 1 and IsDdi = 0.

EndLane: The EndLane of the Port descriptor to be set, if

PortPresentOverride = 1 and IsDdi = 0.

Common Platform Module Implementation Guide

2.10.3 AMD CPM Express Card Table

This table is used to define the setting of Express Card.

Prototype

```
typedef struct _AMD_CPM_PCIE_CLOCK_TABLE {
   AMD_CPM_TABLE_COMMON_HEADER Header;
   UINT8 Device;
   UINT8 Function;
   UINT8 EventPin;
   UINT8 DeviceId;
} AMD_CPM_EXPRESS_CARD_TABLE;
```

Parameter

Header: Table header.

Device: The device number of PCIe Bridge.

Function: The function number of PCIe Bridge.

EventPin: GEVENT Pin Number.

DeviceId: Device ID of Express Card

2.10.4 AMD CPM Wireless Button Table

This table is used to define the setting of Wireless Button.

Prototype

55730 Rev. 1.19 March 2016

Parameter

Header: Table header.

Bridge: The device and function number of PCIe Bridge.

EventPin: GEVENT Pin Number.

DeviceIdRadio: Device ID to control the radio of wireless device

DeviceIdPower: Device ID to control the power of wireless device

DeviceIdOther: Device ID to control other device, such as BlueTooth.

2.10.5 **AMD CPM other Hot-plug Card Table**

This table is used to define the setting of other hot-plug card.

Prototype

typedef struct _ AMD_CPM_OTHER_HOTPLUG_CARD_TABLE { AMD_CPM_TABLE_COMMON_HEADER Header; UINT8 Device0: UINT8 Function0; UINT8 EventPin0: UINT8 DeviceId0; UINT8 Device1; UINT8 Function1; UINT8 EventPin1; UINT8 DeviceId1;

} AMD_CPM_OTHER_HOTPLUG_CARD_TABLE;

Parameter

Header: Table header.

Number: Card Number: 0 ~ 2

Device0: The device number of PCIe Bridge for Card 0.

Function0: The function number of PCIe Bridge for Card 0.

EventPin0: GEVENT Pin Number for Card 0.

DeviceId0: Device Id of Express Card for Card 0

Device1: The device number of PCIe Bridge for Card 1.



Common Platform Module Implementation Guide

Function1: The function number of PCIe Bridge for Card 1.

EventPin1: GEVENT Pin Number for Card 1.

Device Id of Express Card for Card 1

2.11 AMD CPM Zero Power ODD Table

This table is used to define GPIO pin to control ODD power, GEVENT pins to trigger interrupt, SATA port and SATA mode to support.

Prototype

typedef struct {		
AMD_CPM_TABLE_COMM(ON_HEADER Header	٠,
UINT8	DeviceId;	
UINT8	EventPin1;	
UINT8	EventPin2;	
UINT8	EventPin3;	
UINT8	SataModeSupportMask;	
UINT8	SataPortId;	
UINT8	EventSource1;	
UINT8	EventSource2;	
UINT8	QEventFalling1;	
UINT8	QEventRising1;	
UINT8	QEventFalling2;	
UINT8	QEventRising2;	
} AMD_CPM_ZERO_POWER_ODD_TABLE;		

Parameter

Header: Table header.

DeviceId: Device Id of ODD. It has to match with the ID of MXM model

which is used in GPIO Device Tables.

EventPin1: GEVENT pin for FCH_ODD_DA.

EventPin2: GEVENT pin for ODD_PLUGIN#.

EventPin3: Dummy GEVENT pin to workaround hang issue in old OS when

_PRW is defined even if _STA return 0. This pin should not be

used for other purpose.

55730 Rev. 1.19 March 2016

SataModeSupportMask: SATA mode Zero Power ODD is supported.

BIT0: IDE Mode **BIT1:** AHCI Mode

BIT2: RAID or RAID-5 Mode **BIT3:** AMD AHCI Mode

SataPortId: SATA port number ODD is connected.

EventSource1: Source of ODD DA# – **0:** FCH GPIO Pin, **1:** KBC GPIO Pin, **2:**

ECRAM GPIO Pin.

EventSource2: Source of ODD_PLUGIN# - 0: FCH GPIO Pin, 1: KBC GPIO

Pin, 2: ECRAM GPIO Pin.

QEventFalling1: QEvent Number for ODD_DA# FALLING if EventSource1 = 1

or 2.

QEventRising1: QEvent Number for ODD_DA# RISING if EventSource1 = 1 or

2.

QEventFalling2: QEvent Number for ODD_PLUGIN# FALLING if

EventSource2 = 1 or 2.

QEventRising2: QEvent Number for ODD_PLUGIN# RISING if EventSource2

= 1 or 2.

2.12 AMD CPM Save Context Table

This table is used to define the area to save CPM context. It could be defined to BIOS RAM or CMOS.

Prototype

typedef struct {
AMD_CPM_TABLE_COMMON_HEADER
UINT8
UINT8
BufferType;
UINT8
BufferOffset;
UINT8
BufferSize;
} AMD_CPM_SAVE_CONTEXT_TABLE;

Parameter

Header: Table header.

Buffer Type: Buffer Type. **5:** BIOS RAM. **6:** CMOS RAM. Other: Reserved

BufferOffset: Offset of Buffer.



Common Platform Module Implementation Guide

BufferSize: Size of Buffer

Prototype

typedef struct {

UINT32 PcieDeviceStatus; UINT32 PcieClockSlotStatus; UINT32 WirelessButtonStatus;

UINT32 BootMode;

UINT8 dGpuStateOnResume;

} AMD_CPM_PREDEFINED_SAVE_CONTEXT;

Parameter

PcieDeviceStatus: The status of PCIe device on APU

PcieClockSlotStatus: The status of PCIe device slot.

WirelessButtonStatus: The status of Wireless button

BootMode: The boot mode: **0:** S0. **3:** S3. **4:** S4

dGpuStateOnResume: dGPU state on resume from S3/S4

55730 Rev. 1.19 March 2016

Chapter 3 CPM PEI/DXE/SMM Driver for Kernel

3.1 AmdCpmInitPeim

This PEIM will perform CPM initialization in PEI early stage, and then publish the AMD_CPM_TABLE_PPI. This allows any component depending upon CPM initialization an opportunity to access the CPM table and invoke common functions in the PEI stage. AMD_CPM_TABLE_HOB_PPI will only be installed to store CPM tables temporary in S3 resume.

This PEIM gets the CPM tables by AMD_CPM_OEM_TABLE_PPI. These tables are reorganized by the usage. If the table is read only, it is kept in ROM area. If it is modified and only used in the PEI stage, the table is moved to cache. Otherwise, the table is stored in hand-off block (Hob). If AMD_CPM_PRE_INIT_TABLE is defined, the register in this table is initialized.

This PEIM consumes the following events:

- AMD_CPM_OEM_TABLE_PPI
- PEI_SMBUS_PPI
- PEI_PERMANENT_MEMORY_INSTALLED_PPI

This PEIM produces the following events (PPIs):

- AMD CPM TABLE PPI
- AMD_CPM_TABLE_HOB_PPI

This PEIM depends on the following events (PPIs):

- AMD_CPM_OEM_TABLE_PPI
- PEI SMBUS PPI
- PEI_PERMANENT_MEMORY_INSTALLED_PPI

AMD_CPM_TABLE_PPI (Public)

GUID

#define AMD CPM TABLE PPI GUID \



Common Platform Module Implementation Guide

```
{ 0xd71cf893, 0xa8b5, 0x49d3, 0xa2, 0x1b, 0x31, 0xe2, 0xf5, 0xc4, 0xa7, 0x47 }
```

PPI Interface Structure

Parameters

Revision Revision number for this PEIM driver.

MainTablePtr The pointer of CPM Main Table.

ChipId The Chip ID.

CcommonFunction The private function in PEI stage.

PeimPublicFunction The public function in PEI stage.

The following structure is used to define public functions in this PPI.

Prototype



55730 Rev. 1.19 March 2016

```
AMD_CPM_PCIERESET_FN PcieReset;

PCIe_COMPLEX_DESCRIPTOR *PcieComplexDescriporPtr;

AMD CPM PEIM PUBLIC FUNCTION;
```

Parameter

SetMemVoltage: The function to set memory voltage.

SetVddpVddrVoltage: The function to set VDDP/VDDR voltage.

PcieReset: The function to reset PCIe device.

PcieComplexDescriporPtr: The pointer of PCIe Complex Descriptor.

The following structure is used to define private functions in this PPI. These functions are used in different CPM PEI Drivers.

Prototype

AMD_CPM_IOREAD8_FN	IoRead8
AMD_CPM_IOREAD16_FN	<pre>IoRead16;</pre>
AMD_CPM_IOREAD32_FN	IoRead32;
AMD_CPM_IOWRITE8_FN	IoWrite8;
AMD_CPM_IOWRITE16_FN	IoWrite16;
AMD_CPM_IOWRITE32_FN	IoWrite32;
AMD_CPM_MMIOREAD8_FN	MmioRead8;
AMD_CPM_MMIOREAD16_FN	MmioRead16;
AMD_CPM_MMIOREAD32_FN	MmioRead32;
AMD_CPM_MMIOWRITE8_FN	MmioWrite8;
AMD_CPM_MMIOWRITE16_FN	MmioWrite16;
AMD_CPM_MMIOWRITE32_FN	MmioWrite32;
AMD_CPM_MMIOAND8_FN	MmioAnd8;
AMD_CPM_MMIOAND16_FN	MmioAnd16;

typedef struct AMD CPM COMMON FUNCTION {



Common Platform Module Implementation Guide

	•
AMD_CPM_MMIOAND32_FN	MmioAnd32;
AMD_CPM_MMIOOR8_FN	MmioOr8;
AMD_CPM_MMIOOR16_FN	MmioOr16;
AMD_CPM_MMIOOR32_FN	MmioOr32;
AMD_CPM_MMIOANDTHENOR8_FN	MmioAndThenOr8;
AMD_CPM_MMIOANDTHENOR16_FN	MmioAndThenOr16;
AMD_CPM_MMIOANDTHENOR32_FN	MmioAndThenOr32;
AMD_CPM_MSRREAD_FN	MsrRead;
AMD_CPM_MSRWRITE_FN	MsrWrite;
AMD_CPM_PCIREAD8_FN	PciRead8;
AMD_CPM_PCIREAD16_FN	PciRead16;
AMD_CPM_PCIREAD32_FN	PciRead32;
AMD_CPM_PCIWRITE8_FN	PciWrite8;
AMD_CPM_PCIWRITE16_FN	PciWrite16;
AMD_CPM_PCIWRITE32_FN	PciWrite32;
AMD_CPM_PCIWRITE8_FN	PciAnd8;
AMD_CPM_PCIWRITE16_FN	PciAnd16;
AMD_CPM_PCIWRITE32_FN	PciAnd32;
AMD_CPM_PCIWRITE8_FN	PciOr8;
AMD_CPM_PCIWRITE16_FN	PciOr16;
AMD_CPM_PCIWRITE32_FN	PciOr32;
AMD_CPM_PCIANDTHENOR8_FN	PciAndThenOr8;
AMD_CPM_PCIANDTHENOR16_FN	PciAndThenOr16;
AMD_CPM_PCIANDTHENOR32_FN	PciAndThenOr32;
AMD_CPM_READTSC_FN	ReadTsc;



55730 Rev. 1.19 March 2016

AMD CPM CPUIDRAWREAD FN CpuidRawRead;

AMD_CPM_CPUIDREAD_FN CpuidRead;

AMD_CPM_POSTCODE_FN PostCode;

AMD CPM CHECKPCIEDEVICE FN CheckPcieDevice;

AMD CPM DETECTDEVICE FN DetectDevice;

AMD_CPM_POWERONDEVICE_FN PowerOnDevice;

AMD CPM GETDEVICECONFIG FN GetDeviceConfig;

AMD CPM KBCREAD FN KbcRead;

AMD_CPM_KBCWRITE_FN KbcWrite;

AMD CPM GETRTC FN GetRtc;

AMD CPM SETRTC FN SetRtc;

AMD_CPM_GETACPI_FN GetAcpi;

AMD_CPM_SETACPI_FN SetAcpi;

AMD CPM GETGPIO FN GetGpio

AMD CPM SETGPIO FN SetGpio;

AMD CPM GETGEVENT FN GetGevent;

AMD CPM SETGEVENT FN SetGevent;

AMD CPM SETSMICONTROL FN SetSmiControl;

AMD CPM SETGEVENTSCITRIG FN SetGeventSciTrig;

AMD CPM SETGEVENTSCI FN SetGeventSci;

AMD_CPM_GETSTRAP_FN GetStrap;

AMD CPM SETCLKREQ FN SetClkReq;

AMD_CPM_STALL_FN Stall;

AMD CPM SETFANON FN SetFanOn;

AMD_CPM_SETPROCHOT_FN SetProchot;

AMD CPM GETSATAMODE FN GetSataMode;

AMD CPM ISFCHDEVICE FN IsFchDevice;



Common Platform Module Implementation Guide

AMD CPM GETSCIMAP FN GetSciMap;

AMD CPM GETCPUREVISIONID FN GetCpuRevisionId;

AMD CPM GETSBTSIADDR FN GetSbTsiAddr

AMD CPM ISTHERMALSUPPORT FN IsThermalSupport;

AMD CPM GETPCIEASLNAME FN GetPcieAslName;

AMD_CPM_GETPCIEASLNAME_FN GetFchPcieAslName;

AMD CPM GETBOOTMODE FN GetBootMode;

AMD CPM ISRTCWAKEUP FN IsRtcWakeup;

AMD CPM ISUMI FN IsUmi;

AMD CPM GETTABLEPTR FN GetTablePtr;

AMD CPM GETTABLEPTR FN GetTablePtr2;

AMD CPM ADDTABLE FN AddTable;

AMD_CPM_REMOVETABLE_FN RemoveTable;

AMD CPM SMBUSREAD FN ReadSmbus;

AMD CPM SMBUSWRITE FN WriteSmbus;

AMD_CPM_SMBUSREAD_FN ReadSmbusBlock;

AMD CPM SMBUSWRITE FN WriteSmbusBlock;

AMD CPM RESETDEVICE FN ResetDevice;

AMD CPM RELOCATETABLE FN RelocateTable;

AMD CPM COPYMEM FN CopyMem;

AMD_CPM_LOADPREINITTABLE_FN LoadPreInitTable;

AMD CPM ADDSSDTTABLE FN AddSsdtTable;

AMD CPM ISAMLOPREGIONOBJECT FN IsAmlopRegionObject;

AMD CPM SETSAVECONTEXT FN SetSaveContext;

AMD CPM GETSAVECONTEXT FN GetSaveContext;

55730 Rev. 1.19 March 2016

```
AMD_CPM_GETACPISMICMD_FN GetAcpiSmiCmd;

} AMD CPM COMMON FUNCTION;
```

AMD_CPM_TABLE_HOB_PPI (Private)

GUID

```
#define AMD_CPM_TABLE_HOB_PPI_GUID \
    { 0xc02c596b, 0xcd04, 0x486e, 0x86, 0x66, 0x30, 0x3e, 0x55, 0x67, 0xc0,
    0x48 }
```

3.2 AmdCpmInitDxe

This DXE module performs CPM initialization in DXE early stage, and then publishes the AMD_CPM_TABLE_PROTOCOL. This allows any components depending upon CPM initialization an opportunity to access CPM table, decode the command table and run some other common functions in DXE stage. It merges the data that is passed from Hob and the new table that is obtained by AMD_CPM_OEM_TABLE_PROTOCOL. This module also allocates a common buffer in ACPI memory and provides a SSDT table to access the buffer in ASL code. It also provides some common ACPI methods in this SSDT table.

This DXE module consumes the following events:

- AMD_CPM_OEM_TABLE_PROTOCOL
- EFI_ACPI_SUPPORT_PROTOCOL
- EFI SMBUS HC PROTOCOL
- EFI_FIRMWARE_VOLUME_PROTOCOL

This DXE module produces the following events:

- AMD_CPM_TABLE_PROTOCOL
- AMD_CPM_NV_DATA_PROTOCOL

Common Platform Module Implementation Guide

AMD_CPM_TABLE_PROTOCOL (Public)

GUID

```
#define AMD_CPM_TABLE_PROTOCOL_GUID \
      { 0x3724cf01, 0x00c2, 0x9762, 0x11, 0xb3, 0x0e, 0xa8, 0xaa, 0x89, 0x72,
0x00 }
```

Protocol Prototype

```
typedef struct _AMD_CPM_DXE_PUBLIC_FUNCTION {
   AMD_CPM_GETPOSTEDVBIOSIMAGE_FN GetPostedVbiosImage;
} AMD CPM DXE PUBLIC FUNCTION;
```

Parameters

GetPostedVbiosImage:

The method to get posted VBIOS image.

55730 Rev. 1.19 March 2016

Parameters

Revision: Revision number for this DXE driver.

MainTablePtr: The pointer of CPM Main Table

ChipId: The Chip ID

CommonFunction: The private function in DXE stage.

DxePublicFunction: Public function of Protocol

AMD_CPM_NV_DATA_PROTOCOL (Private)

GUID

Protocol Prototype

Parameters

Revision: Revision number for this DXE driver.

NvDataPtr: The Pointer of NV Data Buffer.

Common Platform Module Implementation Guide

3.3 AmdCpmInitSmm

This module will duplicate AMD_CPM_TABLE_PROTOCOL from AmdCpmInitDxe and install in for other SMM driver to use. It also registers the command function which can be called in other SMM driver.

This SMM module consumes the following events:

- AMD_CPM_TABLE_PROTOCOL
- AMD_CPM_NV_DATA_PROTOCOL

This SMM module produces the following events:

• AMD_CPM_TABLE_SMM_PROTOCOL

AMD_CPM_TABLE_SMM_PROTOCOL (Public)

GUID

55730 Rev. 1.19 March 2016

Parameters

Revision: Revision number for this DXE driver.

MainTablePtr: The pointer of CPM Main Table

ChipId: The Chip ID

CommonFunction: The private function in DXE stage.

DxePublicFunction: Public function of Protocol

Common Platform Module Implementation Guide

Chapter 4 CPM OEM PEI Driver Overview

4.1 AmdCpmOemInitPeim

This PEIM defines a platform specific table for CPM in the PEI stage. It publishes the AMD_CPM_OEM_TABLE_PPI and registers for a callback upon publication of AMD_CPM_TABLE_PPI.

This PEIM consumes the following events:

• AMD_CPM_TABLE_PPI

This PEIM produces the following events (PPIs):

AMD_CPM_OEM_TABLE_PPI

AMD_CPM_OEM_TABLE_PPI (Public)

GUID

```
#define AMD_CPM_OEM_TABLE_PPI_GUID \
    { 0xfd1fe103, 0x40f1, 0x459c, 0x98, 0x3e, 0x11, 0x0b, 0x69, 0x5e, 0xd1,
0x1a }
```

PPI Interface Structure



AMD Confidential—Advance Information

Common Platform Module Implementation Guide

55730 Rev. 1.19 March 2016

Parameters

Revision: Revision number for this PEIM driver.

PlatformId: The Default Platform ID.

TablePtr: The Pointer of CPM Table List.

Chapter 5 CPM PEI/DXE/SMM Drivers for Feature

5.1 The Drivers for ACPI Thermal Fan

The following tables MUST be defined to support ACPI Thermal Fan.

- AMD_CPM_MAIN_TABLE
 - o The fields in main table MUST be defined: CurrentPlatformId, PcieMemIoBaseAddr, AcpiMemIoBaseAddr, AcpiThermalFanEn
- AMD_CPM_ACPI_THERMAL_FAN_TABLE

The following drivers are used to implement the feature of ACPI Thermal Fan.

- AmdCpmAcpiThermalFanPeim
 - This driver is responsible to disable Thermal Fan Control in BIOS early post and force the fan to run in full speed. Thermal Fan Control will be enabled when the system boots up to ACPI OS.
- AmdCpmAcpiThermalFanDxe
 - This DXE driver is responsible for initializing ACPI Thermal Fan Feature. The SSDT for ACPI Thermal Fan will be patched according to the platform design. Thermal Fan Policy and other HW setting will be passed to NV Data Table which will be referred by ACPI method in SSDT

The following drivers also MUST be initialized before the feature is implemented.

- AmdCpmOemInitPeim
- AmdCpmInitPeim
- AmdCpmInitDxe

55730 Rev. 1.19 March 2016

5.2 The Drivers for Adaptive S4

The following tables MUST be defined to support ACPI Thermal Fan.

- AMD_CPM_MAIN_TABLE
 - The fields in main table MUST be defined: CurrentPlatformId, PcieMemIoBaseAddr, AcpiMemIoBaseAddr, AdaptiveS4En
- AMD_CPM_ADAPTIVE_S4_TABLE
- AMD_CPM_SAVE_CONTEXT_TABLE

The following drivers are used to implement the feature of Adaptive S4.

- AmdCpmAdaptiveS4Peim
 - This driver is used to check whether the system is waking up from Adaptive S4 RTC mode.
- AmdCpmAdaptiveS4Dxe
 - This driver is responsible for installing Adaptive S4 SSDT table.
- AmdCpmAdaptiveS4Smm
 - This driver is used to set RTC alarm if the system goes to Adaptive S4 and RTC mode is enabled.

The following drivers also MUST be initialized before the feature is implemented.

- AmdCpmOemInitPeim
- AmdCpmInitPeim
- AmdCpmInitDxe
- AmdCpmInitSmm

5.3 The Driver for Boot Time Record

Boot Time Record Module is used to record time stamp in BIOS post time and S3/Resume.

Common Platform Module Implementation Guide

5.4 The Drivers for Display Feature

The following tables MUST be defined to support Display Feature.

- AMD_CPM_MAIN_TABLE
 - The fields in main table MUST be defined: CurrentPlatformId, PcieMemIoBaseAddr, AcpiMemIoBaseAddr, DisplayFeature
- AMD_CPM_DISPLAY_FEATURE_TABLE
- AMD_CPM_DEVICE_PATH_TABLE
- AMD_CPM_SPECIFIC_SSID_TABLE (Optional)
- AMD_CPM_GPIO_DEVICE_CONFIG_TABLE
 - O Define the initialize sequence of MXM module in BIOS post.
- AMD_CPM_GPIO_DEVICE_DETECTION_TABLE
 - o Define the detection sequence of MXM module
- AMD_CPM_GPIO_DEVICE_RESET_TABLE
 - Define the reset sequence of MXM module
- AMD_CPM_GPIO_DEVICE_POWER_TABLE
 - o Define the power on/off sequence of MXM module
- AMD_CPM_PCIE_TOPOLOGY_TABLE
 - O Display Feature Module will override the LinkHotplug of MXM module in PCIe Topology Table.

55730 Rev. 1.19 March 2016

The following drivers are used to implement the feature of Display Feature.

- AmdCpmDisplayFeaturePeim
 - This driver is responsible to set LinkHotplug in PCIe Port Descriptor if PowerXpress is enabled.
- AmdCpmDisplayFeatureDxe
 - This DXE driver is responsible for initializing Display Feature. The sequence is divided two different stages. The first one is to register an event handling function which will be launched after AllPciIoPrtclsInstlFinished Protocol is installed. In this event function, special VBIOS post will be done and the image will be stored in frame buffer. The second one is to register an event which is linked with gEfiEventReadyToBootGuid. In this event, Special SSID will be set according to the display feature to be enabled. The SSDT tables for display feature will be registered and the special-posted VBIOS image and other parameters will be uploaded to ACPI area
- AmdCpmDisplayFeatureSmm
 - o This SMM driver disables Audio Device in dGPU if PowerXpress is enabled.

The following drivers also MUST be initialized before the feature is implemented.

- AmdCpmOemInitPeim
- AmdCpmInitPeim
- AmdCpmGpioInitPeim
- AmdCpmPcieInitPeim
- AmdCpmInitDxe
- AmdCpmInitSmm

5.5 The Driver for CPM EC Init

The following tables MUST be defined to support EC Init.

- AMD_CPM_MAIN_TABLE
 - o The fields in main table MUST be defined: CurrentPlatformId, PcieMemIoBaseAddr, AcpiMemIoBaseAddr, Ec

The driver AmdCpmEcInitPeim is used to initialize external EC controller. It will send the command sequence to EC controller and enable/disable S5+ on Battery mode.

Common Platform Module Implementation Guide

The following drivers also MUST be initialized before the feature is implemented.

- AmdCpmOemInitPeim
- AmdCpmInitPeim
- AmdCpmInitDxe

5.6 The Driver for GPIO Init

The following tables MUST be defined to support GPIO Init.

- AMD_CPM_MAIN_TABLE
 - o The fields in main table MUST be defined: CurrentPlatformId, PcieMemIoBaseAddr, AcpiMemIoBaseAddr, ExtClkGen, UnusedGppClkOffEn.
- AMD_CPM_GPIO_INIT_TABLE
- AMD_CPM_GEVENT_INIT_TABLE
- AMD_CPM_GPIO_DEVICE_CONFIG_TABLE
- AMD_CPM_GPIO_DEVICE_DETECTION_TABLE
- AMD_CPM_GPIO_DEVICE_RESET_TABLE
- AMD_CPM_GPIO_DEVICE_POWER_TABLE
- AMD_CPM_GPIO_MEM_VOLTAGE_TABLE
- AMD_CPM_PCIE_CLOCK_TABLE
- AMD_CPM_EXT_CLKGEN_TABLE
- AMD_CPM_SAVE_CONTEXT_TABLE

The following drivers are used to implement the feature of Display Feature.

55730 Rev. 1.19 March 2016

- AmdCpmGpioInitPeim
 - This driver is responsible to set GPIO and GEVENT registers and initialize on-board devices. It will also register the functions to set memory voltage and reset PCIe devices, which will be called by AGESA callback functions. Set PCIe Clock and ClkReq in GPIO Initialization Stage Two if External ClkGen is used.
- AmdCpmGpioInitDxe
 - Set PCIe Clock and ClkReq in BIOS post.
- AmdCpmGpioInitSmm
 - Set PCIe Clock and ClkReq in S3/Resume.

The following drivers also MUST be initialized before the feature is implemented.

- AmdCpmOemInitPeim
- AmdCpmInitPeim
- AmdCpmInitDxe
- AmdCpmInitSmm

5.7 The Drivers for PCIe® Init

The following tables MUST be defined to support GPIO Init.

- AMD_CPM_MAIN_TABLE
 - The fields in main table MUST be defined: CurrentPlatformId, PcieMemIoBaseAddr, AcpiMemIoBaseAddr
- AMD_CPM_PCIE_TOPOLOGY_TABLE
- AMD_CPM_PCIE_TOPOLOGY_OVERRIDE_TABLE (Optional)
- AMD_CPM_GPIO_DEVICE_RESET_TABLE

Common Platform Module Implementation Guide

- AMD_CPM_EXPRESS_CARD_TABLE
- AMD_CPM_OTHER_HOTPLUG_CARD_TABLE
- AMD_CPM_SAVE_CONTEXT_TABLE

The following drivers are used to implement the feature of PCIe Init.

- AmdCpmPcieInitPeim
 - This driver is responsible to generate PCIe Complex Descriptor Table, which will be an input parameter of AGESA.
- AmdCpmPcieInitDxe
 - This driver is used to setup the SSDT table to support Express Card.

The following drivers also MUST be initialized before the feature is implemented.

- AmdCpmOemInitPeim
- AmdCpmInitPeim
- AmdCpmInitDxe

5.8 The Driver for Zero Power ODD

The following tables MUST be defined to support Zero Power ODD (Optical Disk Drive).

- AMD_CPM_MAIN_TABLE
 - o The fields in main table MUST be defined: CurrentPlatformId, PcieMemIoBaseAddr, AcpiMemIoBaseAddr, ZeroPowerOddEn.
- AMD_CPM_ZERO_POWER_ODD_TABLE

The following drivers are used to implement the feature of Zero Power ODD.

55730 Rev. 1.19 March 2016

- AmdCpmZeroPowerOddPeim
 - This driver is responsible to set the trigger status of the GEVENT pins which is used for Zero Power ODD.
- AmdCpmZeroPowerOddDxe
 - This DXE driver is responsible for initializing Zero Power ODD Feature. The SSDT for Zero Power ODD will be patched according to the platform design. Some other parameters will be passed to NV Data Table which will be referred by ACPI method in SSDT.

The following drivers also MUST be initialized before the feature is implemented.

- AmdCpmOemInitPeim
- AmdCpmInitPeim
- AmdCpmInitDxe

To support ZPODD Hot Plug function, Platform BIOS has to call 'MPTS (Arg0)' in the end of ACPI '_PTS' method and call 'MWAK (Arg0)' in the end of ACPI '_WAK' method like the following sample code.

```
External(MPTS, MethodObj)
External(MWAK, MethodObj)
Method(\LWAK, 1) {
 SWAK (Arg0)
 \_SB.AWAK (Arg0)
 If (LEqual(Arg0, 0x03)) {
  \_SB.S80H(0x02E3)
  Notify (\setminusSB.PWRB, 0x2)
 // EC EnableAcpi
 Store(\_SB.PCI0.LPC0.EC0.STAS, Local0)
 Or(Local0, 0x04, Local1)
 Store(Local1, \_SB.PCI0.LPC0.EC0.STAS)
 MWAK (Arg0)
 return (0)
Method(\PTS, 1) {
 SPTS (Arg0)
```



```
If (LEqual(Arg0, 0x03)) {

\_SB.S80H(0x0253)

Store(One,\SLPS)

}

\_SB.APTS (Arg0)

MPTS (Arg0)

} //End of \_PTS
```

55730 Rev. 1.19 March 2016

Chapter 6 Sample Code

6.1 AMD CPM Build Options

The following options MUST be defined in the build file.

Define CPM root folder

```
CPM_ROOT = $(AMD_COMMON_PLATFORM_DIR) \Cpm
```

• Define the folder of CPM OEM driver

```
CPM OEMDIR = $(AMD COMMON PLATFORM DIR)\Cpm\Addendum\Oem\Rathmore
```

• Define common build option of CPM PEIM driver

```
CPM_PEIM_BUILD_OPTION = BUILD_TYPE=$ (NO_DPX) TE_PEIM
```

• Define common build option of CPM DXE & SMM driver

```
CPM DXE BUILD OPTION =
```

• Define the folder of CPM OEM option

```
CPM OPTSDIR = $(PROJECT OEM TIP)\CpmPlatformLib
```

• Define ASL component type in ASL .INF file

```
CPM ASL COMPONENT TYPE = ACPI COMMON ASL
```

• Define whether "ACPI SECTIONS" needs to be defined in ASL .INF file

```
CPM ACPI SECTIONS SUPPORT = YES
```

6.1.1 Add AGESATM V9 Support

The following defines MUST be defined in the [Defines] section of Platform BIOS Board Package DSC file for AGESATM V9 support.

The following optional defines MAY be defined in the [Defines] section of Platform BIOS Board Package DSC file for AGESA V9 support.

```
# Base of your IBV Package path name
DEFINE IBV PKG PATH = IBVModulePkg
```



Common Platform Module Implementation Guide

```
# Base of your IBV Package DEC name

DEFINE IBV_PKG_DEC = IBVModulePkg

# Base of your IBV Chipset Package path name

DEFINE CHIPSET_PKG_PATH = Am4ChipsetPkg

# Base of your IBV Chipset Package DEC name

DEFINE CHIPSET_PKG_DEC = Am4ChipsetPkg

# Base of your Board Package path name

DEFINE PROJECT_PKG_PATH = MyrtleBoardPkg

# Base of your Board Package DEC name

DEFINE PROJECT PKG_DEC = MyrtleBoardPkg
```

6.2 AMD CPM OEM Table Sample

```
// OEM CPM Table Definition
// Platform Id Table: Get Board Id from GPIO pins
AMD_CPM_PLATFORM_ID_TABLE
                                   gCpmPlatformIdTable = {
  {CPM_SIGNATURE_GET_PLATFORM_ID, sizeof(gCpmPlatformIdTable)/sizeof(UINT8), 0, 0, 0, 1},
                           // BOARD IDO: GPIO14
   14,
                           // BOARD ID1: GPIO15
    15,
    16,
                           // BOARD_ID2: GPIO16
                           // BOARD_ID3: GPIO17
    17.
    18,
                           // BOARD ID4: GPIO18
   19,
                           // BOARD_ID5: GPIO19
   0xFF
};
// Convert Table from Board Id to Platform Id
AMD_CPM_PLATFORM_ID_CONVERT_TABLE gCpmPlatformIdConvertTable = {
  {CPM_SIGNATURE_GET_PLATFORM_ID_CONVERT, sizeof(gCpmPlatformIdConvertTable)/sizeof(UINT8), 0, 0, 0, 1},
   // CpuRevisionId, OriginalIdMask, OriginalId, ConvertedId
    {0x00, 0x0000, 0x0000, 0x0000},
                                                   // Board Id -> Platform Id
    OxFFFF,
};
// Pre-Init Table
AMD_CPM_PRE_INIT_TABLE
                                 gCpmPreInitTable = {
  {CPM_SIGNATURE_PRE_INIT, sizeof(gCpmPreInitTable)/sizeof(UINT8), 0, 0, 0, 0x00000001},
```

```
{ 0x00, 0x03, 0xEA, 0xFE, 0x01 },
                                        // PM_RegEA[0]: PCIDisable = 1
     0x00, 0x03, 0x2E, 0xF9, 0x00 },
                                        // PM Reg2E[2:1]: Smbus0Sel = 0
     0x00, 0x03, 0xBE, 0xED, 0x12 },
                                        // PM RegBE[1,4]: Enable KbRst
   { 0x01, 0xA3, 0x78, 0xF7, 0x00
                                        // LPC Reg78[3]: Disable LDRQ1#
                                        // APU_MISC Reg1E4[6:4] = 0
     0x02, 0xC3, 0xE4, 0x8F, 0x00
                                        // APU MISC RegA4 = 0xEF
     0x01, 0xC3, 0xA4, 0x00, 0xEF
                                  },
                                        // APU MISC RegA5 = 0x0F
   { 0x01, 0xC3, 0xA5, 0x00, 0x0F },
};
// GPIO Init Table
AMD CPM GPIO INIT TABLE
                              gCpmGpioInitTable = {
 {CPM_SIGNATURE_GPIO_INIT, sizeof(gCpmGpioInitTable)/sizeof(UINT8), 0, 0, 0, 0x00000001},
   GPIO_DEFINITION(0,
                       GPIO_FUNCTION_0, GPIO_OUTPUT_HIGH, GPIO_PU_EN, GPIO_STICKY_EN), // MPCIE_RST1#
   GPIO DEFINITION(1,
                       GPIO_FUNCTION_0, GPIO_OUTPUT_HIGH, GPIO_PU_EN,
                                                                          GPIO_STICKY_EN), // MPCIE_RST2#
   GPIO DEFINITION(2,
                       GPIO FUNCTION O, GPIO OUTPUT HIGH, GPIO PU EN,
                                                                          GPIO STICKY EN), // DMC RSTO#
   GPIO_DEFINITION(4,
                       GPIO_FUNCTION_0, GPIO_OUTPUT_HIGH, GPIO_PU_EN,
                                                                          GPIO_STICKY_EN), // MPCIE_RST_DT#
   GPIO_DEFINITION(7,
                       GPIO_FUNCTION_0, GPIO_NA,
                                                       GPIO_PU_EN, GPIO_STICKY_EN), // BT_ON
   GPIO DEFINITION(8,
                       GPIO_FUNCTION_0, GPIO_NA,
                                                       GPIO_PD_EN,
                                                                    GPIO_STICKY_DIS), // PEX_STD_SW#
   GPIO_DEFINITION(12,
                       GPIO_FUNCTION_0, GPIO_NA,
                                                       GPIO_PU_EN,
                                                                    GPIO_STICKY_EN), // WL_DISABLE#
                                                       GPIO_PU_EN, GPIO_STICKY_EN), // WU_DISABLE#
   GPIO_DEFINITION(13,
                       GPIO_FUNCTION_0, GPIO_NA,
   GPIO_DEFINITION(22,
                       GPIO_FUNCTION_0, GPIO_NA,
                                                       GPIO_PU_EN, GPIO_STICKY_EN), // FCH_PWR_LV
   GPIO_DEFINITION(25,
                       GPIO_FUNCTION_O, GPIO_OUTPUT_HIGH, GPIO_PU_EN, GPIO_STICKY_EN), // PCIE_RST#_LAN
   GPIO_DEFINITION(27,
                       GPIO_FUNCTION_O, GPIO_OUTPUT_HIGH, GPIO_PU_EN, GPIO_STICKY_EN), // DDI3_PCIE_RST#
   GPIO DEFINITION(41,
                       GPIO FUNCTION 1, GPIO NA,
                                                       GPIO_PU_EN, GPIO_STICKY_DIS), // FCH_PCIE_PE2_CLKREQ#
   GPIO DEFINITION(42,
                                                       GPIO_PU_EN, GPIO_STICKY_DIS), // FCH_PCIE_DT_CLKREQ#
                       GPIO_FUNCTION_1, GPIO_NA,
   GPIO DEFINITION(53,
                       GPIO_FUNCTION_1, GPIO_OUTPUT_HIGH, GPIO_PU_EN, GPIO_STICKY_EN), // MPCIE_RST_XPRESS#
   GPIO_DEFINITION(54,
                       GPIO_FUNCTION_1, GPIO_OUTPUT_HIGH, GPIO_PU_EN, GPIO_STICKY_DIS), // FCH_PROCHOT#_C
   GPIO DEFINITION(55.
                       GPIO FUNCTION 2, GPIO NA,
                                                       GPIO PD EN, GPIO STICKY DIS), // MXM PWR EN
   GPIO DEFINITION(57,
                       GPIO FUNCTION 1, GPIO INPUT,
                                                         GPIO PU EN, GPIO STICKY DIS), // MLDIR
                                                         GPIO_PD_EN, GPIO_STICKY_DIS), // FFS_INT1
   GPIO_DEFINITION(59,
                       GPIO_FUNCTION_2, GPIO_INPUT,
   GPIO_DEFINITION(171, GPIO_FUNCTION_1, GPIO_NA,
                                                        GPIO_PU_EN, GPIO_STICKY_EN), // ODD_PWR
   GPIO DEFINITION(172,
                        GPIO FUNCTION 1, GPIO INPUT,
                                                         GPIO PU EN, GPIO STICKY DIS), // DMC PRESENT#
   GPIO DEFINITION(175, GPIO FUNCTION 1, GPIO NA,
                                                        GPIO_PD_EN, GPIO_STICKY_EN), // DMC_PD
   GPIO_DEFINITION(176, GPIO_FUNCTION_1, GPIO_NA,
                                                        GPIO_PD_EN, GPIO_STICKY_EN), // MPCIE_PD1
   GPIO DEFINITION(177, GPIO FUNCTION 1, GPIO NA,
                                                        GPIO_PD_EN, GPIO_STICKY_EN), // MPCIE_PD2
   GPIO_DEFINITION(189, GPIO_FUNCTION_0, GPIO_NA,
                                                        GPIO_PU_EN, GPIO_STICKY_EN), // MEM_1V25#
   GPIO_DEFINITION(190, GPIO_FUNCTION_0, GPIO_NA,
                                                        GPIO_PU_EN, GPIO_STICKY_EN), // MEM_1V5#
                                                        GPIO_PU_EN,
   GPIO_DEFINITION(191, GPIO_FUNCTION_0, GPIO_NA,
                                                                     GPIO_STICKY_EN), // PE_GPIO0
   GPIO_DEFINITION(192,
                        GPIO_FUNCTION_0, GPIO_NA,
                                                        GPIO_PD_EN, GPIO_STICKY_EN), // PE_GPIO1
                        GPIO_FUNCTION_0, GPIO_OUTPUT_HIGH, GPIO_PU_EN, GPIO_STICKY_EN), // HDD2_PWR
   GPIO_DEFINITION(198,
   GPIO DEFINITION(199, GPIO FUNCTION 0, GPIO NA,
                                                        GPIO PU EN, GPIO STICKY EN), // WP DISABLE#
   GPIO DEFINITION(200, GPIO FUNCTION 0, GPIO OUTPUT HIGH, GPIO PU EN, GPIO STICKY EN), // HDD0 PWR
   GPIO_DEFINITION(0x64, GPIO_FUNCTION_2, GPIO_NA,
                                                        GPIO NA,
                                                                    GPIO_STICKY_DIS), // FCH_PCIE_RST#
   GPIO DEFINITION(0x66, GPIO_FUNCTION_1, GPIO_NA,
                                                        GPIO_PU_EN, GPIO_STICKY_DIS), // FCH_ODD_DA
   GPIO_DEFINITION(0x67, GPIO_FUNCTION_1, GPIO_OUTPUT_LOW, GPIO_PD_EN, GPIO_STICKY_EN), // VGA_PD
   GPIO_DEFINITION(0x6B, GPIO_FUNCTION_1, GPIO_NA,
                                                        GPIO_PU_PD_DIS, GPIO_STICKY_DIS), // DP_HPD_DIG
   GPIO_DEFINITION(0x6C, GPIO_FUNCTION_1, GPIO_NA,
                                                                    GPIO_STICKY_DIS), // WF_RADIO
                                                        GPIO NA.
   GPIO_DEFINITION(0x6D, GPIO_FUNCTION_1, GPIO_NA,
                                                         GPIO_PU_EN, GPIO_STICKY_DIS), // LID_CLOSED#
                                                        GPIO_NA,
                                                                    GPIO_STICKY_DIS), // TALERT#_FCH
   GPIO_DEFINITION(0x6E, GPIO_FUNCTION_1, GPIO_NA,
   GPIO_DEFINITION(0x6F, GPIO_FUNCTION_1, GPIO_NA,
                                                                    GPIO_STICKY_DIS), // AC_PRES_OK#
                                                        GPIO NA,
   GPIO_DEFINITION(0x70, GPIO_FUNCTION_1, GPIO_NA,
                                                        GPIO_PU_EN, GPIO_STICKY_DIS), // ODD_PLUGIN#
   GPIO_DEFINITION(0x77, GPIO_FUNCTION_0, GPIO_NA,
                                                        GPIO_PD_EN, GPIO_STICKY_DIS), // FFS_INT2
   0xFF
};
```



```
// GEVENT Init Table
AMD CPM GEVENT INIT TABLE
                                 gCpmGeventInitTable = {
 {CPM_SIGNATURE_GEVENT_INIT, sizeof(gCpmGeventInitTable)/sizeof(UINT8), 0, 0, 0xFFFFFFFF, 0x00000001},
 { //
                PinNum EventEnable SciTrigE
                                                      SciLevI
                                                                    SmiSciEn
                                                                                                  SciMap
                                                                                                                  SmiTrig
SmiControl
   GEVENT DEFINITION( 0x00, EVENT DISABLE, SCITRIG LOW, SCILEVEL EDGE, SMISCI DISABLE, SCISO DISABLE, SCIMAP 00,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x01, EVENT_DISABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_01,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT DEFINITION( 0x02, EVENT DISABLE, SCITRIG LOW, SCILEVEL EDGE, SMISCI DISABLE, SCISO DISABLE, SCIMAP 02,
SMITRIG HI, SMICONTROL DISABLE ),
   GEVENT_DEFINITION( 0x03, EVENT_ENABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_03,
SMITRIG HI, SMICONTROL DISABLE ),
   GEVENT_DEFINITION( 0x04, EVENT_DISABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_04,
SMITRIG HI, SMICONTROL DISABLE ),
   GEVENT DEFINITION( 0x05, EVENT ENABLE, SCITRIG LOW, SCILEVEL EDGE, SMISCI DISABLE, SCISO DISABLE, SCIMAP 05,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x06, EVENT_ENABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_06,
SMITRIG HI, SMICONTROL_DISABLE ),
   GEVENT DEFINITION( 0x07, EVENT DISABLE, SCITRIG LOW, SCILEVEL EDGE, SMISCI DISABLE, SCISO DISABLE, SCIMAP 07,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x08, EVENT_DISABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_08,
SMITRIG HI, SMICONTROL DISABLE ),
   GEVENT_DEFINITION( 0x09, EVENT_DISABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_09,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x0A, EVENT_ENABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_10,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x0B, EVENT_ENABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_11,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x0C, EVENT_ENABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_12,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x0D, EVENT_ENABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_13,
SMITRIG HI, SMICONTROL DISABLE ),
   GEVENT_DEFINITION( 0x0E, EVENT_ENABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_14,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x0F, EVENT_DISABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_15,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x10, EVENT_ENABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_16,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x11, EVENT_DISABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_17,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x12, EVENT_DISABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_18,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT_DEFINITION( 0x13, EVENT_DISABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_19,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT DEFINITION( 0x14, EVENT DISABLE, SCITRIG LOW, SCILEVEL EDGE, SMISCI DISABLE, SCISO DISABLE, SCIMAP 20,
SMITRIG HI, SMICONTROL DISABLE ),
   GEVENT_DEFINITION( 0x15, EVENT_DISABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_21,
SMITRIG_HI, SMICONTROL_DISABLE ),
   GEVENT DEFINITION( 0x16, EVENT ENABLE, SCITRIG LOW, SCILEVEL EDGE, SMISCI DISABLE, SCISO DISABLE, SCIMAP 22,
SMITRIG HI, SMICONTROL DISABLE ),
   GEVENT_DEFINITION( 0x17, EVENT_ENABLE, SCITRIG_LOW, SCILEVEL_EDGE, SMISCI_DISABLE, SCISO_DISABLE, SCIMAP_23,
SMITRIG HI, SMICONTROL DISABLE ),
   0xFF,
 }
};
// Set Mem Voltage
```



```
AMD_CPM_GPIO_MEM_VOLTAGE_TABLE gCpmSetMemVoltage = {
   {CPM_SIGNATURE_SET_MEM_VOLTAGE, sizeof(gCpmSetMemVoltage)/sizeof(UINT8), 0, 0, 0, 1},
       {1, 190, 0, 189, 0},
                                                // 1.5V
                                                                     GPIO190 = 0
                                                                                                      GPIO189 = 0
       {2, 190, 1, 189, 1},
                                                // 1.35V
                                                                     GPIO190 = 1
                                                                                                      GPIO189 = 1
       {3, 190, 1, 189, 0},
                                                // 1.25V
                                                                     GPIO190 = 1
                                                                                                      GPIO189 = 0
       0xFF,
};
// Set Vddp/Vddr Voltage
AMD_CPM_GPIO_VDDP_VDDR_VOLTAGE_TABLE gCpmSetVddpVddrVoltage = {
  {CPM_SIGNATURE_SET_VDDP_VDDR_VOLTAGE, sizeof (gCpmSetVddpVddrVoltage) / sizeof (UINT8), 0, 0, 0, 0x01 },
   \{0, 197, 1\},\
                                        // 0.95V
   {1, 197, 0},
                                        // 1.05V
   0xFF,
 }
};
// Device Config Table
AMD_CPM_GPIO_DEVICE_CONFIG_TABLE gCpmGpioDeviceConfigTable = {
   {CPM_SIGNATURE_GPIO_DEVICE_CONFIG, sizeof(gCpmGpioDeviceConfigTable)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
                                              DeviceId
                                                                                           Enable
                                                                                                                       Assert
                                                                                                                                         Deassert Hotplug
       GPIO_DEVICE_DEFINITION( DEVICE_ID_ODD,
                                                                                                      CPM_DEVICE_AUTO,
                                                                                                                                                                                       0 ),
                                                                                                                                                  0,
       GPIO_DEVICE_DEFINITION( DEVICE_ID_DMC,
                                                                                                      CPM_DEVICE_ON,
                                                                                                                                                  0,
                                                                                                                                                                     0,
                                                                                                                                                                                       0 ),
                                                                                                      CPM DEVICE ON,
                                                                                                                                                                                       0 ),
       GPIO DEVICE DEFINITION( DEVICE ID MPCIE1,
                                                                                                                                                  0.
                                                                                                                                                                    0,
       GPIO DEVICE DEFINITION( DEVICE ID MPCIE2,
                                                                                                       CPM DEVICE ON,
                                                                                                                                                                                       0 ),
                                                                                                                                                  0,
                                                                                                                                                                     0,
       GPIO_DEVICE_DEFINITION( DEVICE_ID_MXM,
                                                                                                      CPM_DEVICE_AUTO,
                                                                                                                                                                    0,
                                                                                                                                                                                       0 ),
       GPIO DEVICE DEFINITION( DEVICE ID BT,
                                                                                                       CPM DEVICE ON,
                                                                                                                                                                    0.
                                                                                                                                                                                      0 ),
                                                                                                                                                  0,
       GPIO DEVICE DEFINITION( DEVICE ID SWINGMODE,
                                                                                                       CPM DEVICE ON,
                                                                                                                                                  0,
                                                                                                                                                                    0,
                                                                                                                                                                                       0 ),
       GPIO DEVICE DEFINITION( DEVICE ID POWERLEVEL,
                                                                                                      CPM DEVICE ON, 0,
                                                                                                                                                           0,
                                                                                                                                                                              0 ),
       GPIO_DEVICE_DEFINITION( DEVICE_ID_VGAMUXSEL,
                                                                                                      CPM_DEVICE_ON, 0,
                                                                                                                                                           0,
                                                                                                                                                                             0
                                                                                                                                                                                  ),
       0xFF,
};
// Device Detection Table
AMD CPM GPIO DEVICE DETECTION TABLE gCpmGpioDeviceDetectionTable = {
    {CPM_SIGNATURE_GPIO_DEVICE_DETECTION, sizeof(gCpmGpioDeviceDetectionTable)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
                                                              CPM_TYPE_GPIO_1, 112, 0,
       { DEVICE_ID_ODD,
                                                                                                                              0 },
                                                                                                                                               // ODD PLUGIN#: GEVENT16#
                                                                                                                      0.
                                                                                                                              0 },
       { DEVICE_ID_DMC,
                                                              CPM_TYPE_GPIO_1, 172, 0,
                                                                                                                                               // DMC_PRESENT#: GPIO172
                                                                                                                      0,
       { DEVICE_ID_MXM,
                                                             CPM_TYPE_GPIO_2, 32, 0, 34,
                                                                                                                                               // MXM_PRESENT1: GPIO32. MXM_PRESENT2: GPIO34
                                                                                                                              0 },
                                                             CPM_TYPE_GPIO_1, 101, 0, 0,
       { DEVICE_ID_EXPRESSCARD,
                                                                                                                              0 },
                                                                                                                                               // PCIE_EXPCARD_PWREN#: GEVENT5
       0xFF,
};
// Device Reset Table
AMD_CPM_GPIO_DEVICE_RESET_TABLE gCpmGpioDeviceResetTable = {
    \label{lem:condition} $$ \{ CPM\_SIGNATURE\_GPIO\_DEVICE\_RESET, \ size of (gCpmGpioDeviceDetectionTable)/size of (UINT8), 0, 0, 0, 0x00000000F\}, \ for each of the property of t
              DeviceId
                                                                Mode
                                                                                                                       Num Value
       //
                                                                                           Type
                                                                                                                                                   InitFlag;
```



```
{ DEVICE ID DMC,
                             CPM RESET ASSERT,
                                                   CPM RESET GPIO, CPM GPIO PIN(2, 0),
                                                                                           0 }, // DMC RSTO#
   { DEVICE ID MPCIE1,
                             CPM RESET ASSERT,
                                                   CPM RESET GPIO,
                                                                     CPM_GPIO_PIN(0, 0),
                                                                                                 // MPCIE RST1#
                                                                                           0 },
                                                   CPM_RESET_GPIO,
                                                                                                 // MPCIE_RST2#
                             CPM_RESET_ASSERT,
                                                                     CPM_GPIO_PIN(1, 0),
                                                                                           0 },
     DEVICE_ID_MPCIE2,
                                                                     CPM_GPIO_PIN(191, 0),
                                                                                          0 },
                                                                                                 // PE_GPIO0#
     DEVICE_ID_MXM,
                             CPM_RESET_ASSERT,
                                                   CPM_RESET_GPIO,
     DEVICE_ID_DT,
                             CPM_RESET_ASSERT,
                                                   CPM_RESET_GPIO,
                                                                     CPM_GPIO_PIN(4, 0),
                                                                                           0 },
                                                                                                 // MPCIE_RST_DT#
     DEVICE_ID_LAN,
                             CPM_RESET_ASSERT,
                                                   CPM_RESET_GPIO,
                                                                                                 // PCIE_RST_LAN#
                                                                     CPM_GPIO_PIN(25, 0),
                                                                                           0 },
   { DEVICE ID DDI3.
                             CPM RESET ASSERT.
                                                   CPM RESET GPIO.
                                                                                           0 },
                                                                                                 // DDI3 PCIE RST#
                                                                     CPM GPIO PIN(27, 0),
   { DEVICE ID EXPRESSCARD,
                             CPM RESET ASSERT,
                                                   CPM RESET GPIO,
                                                                     CPM GPIO PIN(53, 0),
                                                                                                 // MPCIE RST XPRESS#
                                                                                           0 },
   { DEVICE_ID_DMC,
                             CPM_RESET_DEASSERT, CPM_RESET_GPIO,
                                                                     CPM_GPIO_PIN(2, 1),
                                                                                           0 },
                                                                                                 // DMC_RSTO#
                                                   CPM RESET GPIO,
                                                                     CPM GPIO PIN(0, 1),
     DEVICE ID MPCIE1,
                             CPM RESET DEASSERT,
                                                                                           0 },
                                                                                                 // MPCIE RST1#
     DEVICE ID MPCIE2,
                             CPM RESET DEASSERT,
                                                   CPM RESET GPIO,
                                                                     CPM_GPIO_PIN(1, 1),
                                                                                           0 },
                                                                                                 // MPCIE RST2#
                             CPM_RESET_DEASSERT, CPM_RESET_GPIO,
                                                                     CPM_GPIO_PIN(191, 1),
                                                                                          0 },
                                                                                                // PE_GPIO0#
   { DEVICE_ID_MXM,
   { DEVICE ID DT,
                             CPM RESET DEASSERT, CPM RESET GPIO,
                                                                    CPM GPIO PIN(4, 1),
                                                                                           0 },
                                                                                                 // MPCIE RST DT#
   { DEVICE_ID_LAN,
                             CPM RESET DEASSERT, CPM RESET GPIO,
                                                                     CPM_GPIO_PIN(25, 1),
                                                                                           0 },
                                                                                                 // PCIE RST LAN#
                                                                                           0 },
                                                                                                 // DDI3 PCIE RST#
     DEVICE ID DDI3,
                             CPM_RESET_DEASSERT, CPM_RESET_GPIO,
                                                                    CPM_GPIO_PIN(27, 1),
   { DEVICE_ID_EXPRESSCARD, CPM_RESET_DEASSERT, CPM_RESET_GPIO, CPM_GPIO_PIN(53, 1),
                                                                                           0 },
                                                                                                 // MPCIE RST XPRESS#
   0xFF,
 }
};
// GPIO Device Power Table
AMD_CPM_GPIO_DEVICE_POWER_TABLE gCpmGpioDevicePowerTable = {
 {CPM_SIGNATURE_GPIO_DEVICE_POWER, sizeof(gCpmGpioDevicePowerTable)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
   // DeviceId
                      Mode
                                     Type
                                                      Config
                                                                    InitFlag;
                                                                                           0 }, // ODD_PWR
   { DEVICE_ID_ODD,
                           CPM POWER OFF,
                                             CPM POWER SET,
                                                                   CPM_GPIO_PIN(171, 0),
                                                                   CPM_GPIO_PIN(175, 1),
   { DEVICE_ID_DMC,
                           CPM_POWER_OFF,
                                             CPM_POWER_SET,
                                                                                           0 },
                                                                                                 // DMC_PD
     DEVICE_ID_MXM,
                           CPM_POWER_OFF,
                                              CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(55, 0),
                                                                                           0 },
                                                                                                 // MXM_PWR_EN
                           CPM POWER OFF,
                                                                                      0 }, // MXM Delay 3ms
   { DEVICE_ID_MXM,
                                             CPM_POWER_DELAY,
                                                                   10000.
   { DEVICE ID MXM,
                           CPM POWER OFF,
                                             CPM POWER SET,
                                                                   CPM GPIO PIN(192, 0),
                                                                                           0 }, // PE GPIO1
   { DEVICE_ID_SWINGMODE, CPM_POWER_OFF,
                                              CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(8, 0),
                                                                                           0 },
                                                                                                 // PEX_STD_SW#: Standard
   { DEVICE_ID_POWERLEVEL, CPM_POWER_OFF,
                                             CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(22, 0),
                                                                                           0 },
                                                                                                 // FCH_PWR_LV: Battery
     DEVICE_ID_VGAMUXSEL, CPM_POWER_OFF,
                                              CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(24, 1),
                                                                                           0 },
                                                                                                 // VGA_MUX_SEL: MXM
   { DEVICE_ID_BT,
                           CPM_POWER_OFF,
                                              CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(7, 0),
                                                                                           3 },
                                                                                                 // BT_ON
                           CPM_POWER_OFF,
                                                                                                 // WL_DISABLE#
   { DEVICE_ID_RADIO,
                                             CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(12, 0),
                                                                                           3 },
   { DEVICE_ID_RADIO,
                           CPM_POWER_OFF,
                                             CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(13, 0),
                                                                                           3 },
                                                                                                 // WU_DISABLE#
                           CPM_POWER_OFF,
                                                                   CPM_GPIO_PIN(199, 0),
                                                                                                 // WP_DISABLE#
   { DEVICE_ID_RADIO,
                                              CPM_POWER_SET,
                                                                                           3 },
   { DEVICE_ID_WIRELESS,
                           CPM_POWER_OFF,
                                              CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(176, 1),
                                                                                           3 },
                                                                                                 // MPCIE_PD1
   { DEVICE_ID_WIRELESS,
                           CPM POWER OFF,
                                              CPM POWER SET,
                                                                   CPM_GPIO_PIN(177, 1),
                                                                                           3 },
                                                                                                 // MPCIE PD2
   { DEVICE_ID_ODD,
                           CPM_POWER_ON,
                                              CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(171, 1),
                                                                                           0 },
                                                                                                 // ODD_PWR
                           CPM_POWER_ON,
                                             CPM POWER SET,
                                                                   CPM_GPIO_PIN(175, 0),
     DEVICE_ID_DMC,
                                                                                           0 },
                                                                                                 // DMC_PD
   { DEVICE ID MXM,
                           CPM POWER ON,
                                             CPM POWER SET,
                                                                   CPM_GPIO_PIN(192, 1),
                                                                                                 // PE GPIO1
                                                                                           0 },
   { DEVICE ID MXM,
                           CPM POWER ON,
                                             CPM POWER DELAY,
                                                                                      0 },
                                                                                            // MXM Delay 3ms
   { DEVICE_ID_MXM,
                           CPM_POWER_ON,
                                             CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(55, 1),
                                                                                           0 },
                                                                                                // MXM_PWR_EN
     DEVICE_ID_MXM,
                           CPM POWER ON,
                                             CPM POWER WAIT,
                                                                   CPM_GPIO_PIN(51, 1),
                                                                                           0 },
                                                                                                 // MXM_PWRGD
     DEVICE ID SWINGMODE, CPM POWER ON,
                                             CPM POWER SET,
                                                                   CPM GPIO PIN(8, 1),
                                                                                           0 },
                                                                                                 // PEX STD SW#: Half
     DEVICE ID POWERLEVEL, CPM POWER ON,
                                             CPM POWER SET,
                                                                   CPM_GPIO_PIN(22, 1),
                                                                                           0 },
                                                                                                 // FCH PWR LV: AC
                                             CPM_POWER_SET,
     DEVICE_ID_VGAMUXSEL, CPM_POWER_ON,
                                                                   CPM_GPIO_PIN(24, 0),
                                                                                           0 },
                                                                                                 // VGA_MUX_SEL: FCH
   { DEVICE ID BT,
                           CPM POWER ON,
                                             CPM POWER SET,
                                                                   CPM GPIO PIN(7, 1),
                                                                                           3 },
                                                                                                 // BT ON
   { DEVICE_ID_RADIO,
                           CPM POWER ON,
                                             CPM POWER SET,
                                                                   CPM_GPIO_PIN(12, 1),
                                                                                           3 },
                                                                                                 // WL_DISABLE#
                                                                                                 // WU_DISABLE#
                                                                                           3 },
     DEVICE_ID_RADIO,
                           CPM POWER ON,
                                             CPM POWER SET,
                                                                   CPM_GPIO_PIN(13, 1),
                                                                                           3 },
     DEVICE ID RADIO,
                           CPM POWER ON,
                                             CPM POWER SET,
                                                                   CPM GPIO PIN(199, 1),
                                                                                                 // WP DISABLE#
     DEVICE_ID_WIRELESS,
                           CPM_POWER_ON,
                                              CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(176, 0),
                                                                                           3 },
                                                                                                 // MPCIE_PD1
                           CPM_POWER_ON,
                                             CPM_POWER_SET,
                                                                   CPM_GPIO_PIN(177, 0),
                                                                                                 // MPCIE_PD2
     DEVICE_ID_WIRELESS,
                                                                                           3 },
```

```
0xFF,
};
// PCIE Clock Table
AMD CPM PCIE CLOCK TABLE gCpmPcieClockTable = {
  {CPM_SIGNATURE_PCIE_CLOCK, sizeof(gCpmPcieClockTable)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
   // ClkId
                 ClkReq
                                ClkIdExt
                                           ClkRegExt
                                                        DeviceId
                                                                             Device Function SlotCheck SpecialFunctionId;
   { GPP_CLKO, CLK_REQO,
                                SRC_CLKO, CLK_REQO,
                                                        DEVICE_ID_EXPRESSCARD, 7,
                                                                                      O, NON_SLOT_CHECK, O }, // EXPRESS CARD
   { GPP_CLK1, CLK_REQ1,
                                SRC_CLK4, CLK_ENABLE, DEVICE_ID_DDI3,
                                                                                 0,
                                                                                      O, NON_SLOT_CHECK, O }, // DDI SLOT3
   { GPP_CLK2, CLK_REQ2,
                                SRC_CLK5, CLK_REQ5,
                                                        DEVICE_ID_DMC,
                                                                                 21, 1, SLOT_CHECK,
                                                                                                            0 }, // DMC
   { GPP_CLK3, CLK_REQ3,
                                SRC_CLK1, CLK_REQ1,
                                                        DEVICE_ID_LAN,
                                                                                 4,
                                                                                      0, SLOT_CHECK,
                                                                                                            0 }, // LAN
   { GPP_CLK4, CLK_REQ4,
                                                                                                            0 }, // Mini PCIE1
                                SRC_CLK2, CLK_REQ2,
                                                        DEVICE_ID_MPCIE1,
                                                                                 5,
                                                                                      0, SLOT_CHECK,
   { GPP_CLK5, CLK_ENABLE,
                                SRC_CLK6, CLK_REQ6,
                                                                                 21, 3, SLOT_CHECK,
                                                        DEVICE_ID_DT,
                                                                                                            0 }, // DT X1 PCIE
   { GPP_CLK6, CLK_DISABLE,
                                SRC_CLK7, CLK_DISABLE, 0xFF,
                                                                                      0, NON_SLOT_CHECK, 0 }, // N/A
                                                                                 0,
                                SRC_CLK9, CLK_ENABLE, 0xFF,
   { GPP_CLK7, CLK_DISABLE,
                                                                                      0, NON_SLOT_CHECK,
                                                                                                            0 }, // N/A
   { GPP_CLK8, CLK_REQ8,
                                SRC_CLK3, CLK_REQ3,
                                                        DEVICE_ID_MPCIE2,
                                                                                      0, SLOT_CHECK,
                                                                                                            0 }, // Mini PCIE2
                                                                                 6,
   { GPP_CLK9, CLK_REQGFX,
                                SRC_CLK8, CLK_REQ8,
                                                        DEVICE_ID_MXM,
                                                                                      0, SLOT_CHECK,
                                                                                                       0 }, // MXM
};
// External ClkGen Table
AMD_CPM_EXT_CLKGEN_TABLE gCpmExtClkGenTable = {
  {CPM SIGNATURE EXT CLKGEN, sizeof(gCpmExtClkGenTable)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
                             // SMBus Select: 0: Smbus0. 1: Smbus1
  0.
 0x69,
                             // SMBus Address: 0xD2
            Offset
                      AndMask OrMask
 // Function
              0x02,
                      0xFE,
                              0x00 }, // Clk0 Disable
   { 0x80,
              0x02,
                      0xFD,
     0x81,
                              0x00
                                    },
                                         // Clk1 Disable
              0x02,
                      0xFB,
                              0x00 },
     0x82,
                                         // Clk2 Disable
     0x83,
              0x02,
                      0xF7,
                              0x00
                                    },
                                        // Clk3 Disable
     0x84,
              0x02,
                      0xFE,
                              0x00
                                    },
                                         // Clk4 Disable
                              0x00
                                        // Clk5 Disable
     0x85,
              0x02,
                      0xEF,
                                    },
     0x86,
              0x02,
                      0xDF,
                              0x00 },
                                         // Clk6 Disable
     0x87,
              0x02,
                      0xBF,
                              0x00 },
                                         // Clk7 Disable
                              0x00 },
     0x88,
              0x02,
                      0x7F,
                                         // Clk8 Disable
                              0x00 },
     0x89,
              0x01,
                      0xFE,
                                         // Clk9 Disable
     0x8A,
              0x01,
                      0xFD,
                               0x00
                                         // Clk10 Disable
                                     },
                                         // Clk11 Disable
     0x8B,
              0x01,
                      0xFB,
                              0x00 },
                              0x40 },
   { 0x90,
              0x04,
                      0xBF,
                                         // ClkREQ0 Enable
                              0x80 },
              0x04,
                      0x7F,
     0x91,
                                         // ClkREQ1 Enable
     0x92,
              0x03,
                      0xBF,
                              0x40 },
                                         // ClkREQ2 Enable
     0x93,
              0x03,
                      0x7F,
                              0x80
                                        // ClkREQ3 Enable
                                    },
              0x01,
                              0x10
                                         // ClkREQ4 Enable
     0x94,
                      0xEF,
                                    },
                                         // ClkREQ5 Enable
     0x95,
              0x01,
                      0xDF,
                               0x20
                                     },
                                         // ClkREQ6 Enable
   { 0x96,
              0x01,
                      0xBF,
                              0x40
                                    },
                              0x80
   { 0x97,
              0x01,
                      0x7F,
                                    },
                                         // ClkREQ7 Enable
     0x98,
              0x0B,
                      0xFE,
                              0x01 },
                                         // ClkREQ8 Enable
                               0x02 },
                                         // ClkREQ9 Enable
     0x99,
              0x0B,
                      0xFD,
     0x9A,
              0x0B,
                       0xFB,
                               0x04
                                    },
                                         // ClkREQ10 Enable
   { 0x9B,
              0x0B,
                      0xF7,
                              0x08 },
                                         // ClkREQ11 Enable
   0xFF
};
```



```
// PCIe Topology Table
AMD CPM PCIE TOPOLOGY TABLE gCpmPcieTopologyTable = {
    {CPM_SIGNATURE_PCIE_TOPOLOGY, sizeof(gCpmPcieTopologyTable)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
                                                                                                                                                                                                              // Header
                                                                                                                   // SocketId
                                                                                                                  // PCIe PORT DESCRIPTOR
   {
                                                                                                                  // Lanes 8:23, PCI Device Number 2
           0,
           PCIE ENGINE DATA INITIALIZER (PciePortEngine, 8, 23),
           PCIE PORT DATA INITIALIZER (PortEnabled, ChannelTypeExt6db, 2, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported,
AspmL0sL1, DEVICE ID MXM)
       },
       {
                                                                                                                  // Lanes 16:19, PCI Device Number 3
           0.
           PCIE ENGINE DATA INITIALIZER (PcieUnusedEngine, 16, 19),
           PCIE_PORT_DATA_INITIALIZER (PortDisabled, ChannelTypeExt6db, 3, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported,
AspmL0sL1, DEVICE_ID_MXM)
       },
                                                                                                                  // Lanes 4, PCI Device Number 4
       {
           0,
           PCIE ENGINE DATA INITIALIZER (PciePortEngine, 4, 4),
           PCIE_PORT_DATA_INITIALIZER (PortEnabled, ChannelTypeExt6db, 4, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported,
AspmL0sL1, DEVICE_ID_LAN)
       },
       {
                                                                                                                  // Lanes 5, PCI Device Number 5
           PCIE ENGINE DATA INITIALIZER (PciePortEngine, 5, 5),
           PCIE_PORT_DATA_INITIALIZER (PortEnabled, ChannelTypeExt6db, 5, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported,
AspmL0sL1, DEVICE_ID_MPCIE1)
       },
                                                                                             // Lanes 6, PCI Device Number 6
       {
           PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 6, 6),
           PCIE_PORT_DATA_INITIALIZER (PortEnabled, ChannelTypeExt6db, 6, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSupported,
AspmL0sL1, DEVICE_ID_MPCIE2)
       },
                                                                                                                  // Lanes 7, PCI Device Number 7
       {
           DESCRIPTOR_TERMINATE_LIST,
           PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 7, 7),
           PCIE_PORT_DATA_INITIALIZER (PortEnabled, ChannelTypeExt6db, 7, HotplugDisabled, PcieGenMaxSupported, PcieGenMaxSup
AspmL0sL1, DEVICE_ID_EXPRESSCARD)
       },
    },
                                                                                                                  // PCIe DDI DESCRIPTOR
   {
                                                                                                                  // Port 0. Mini DDI slot
           PCIE ENGINE DATA INITIALIZER (PcieDdiEngine, 24, 27),
           PCIE DDI DATA INITIALIZER (ConnectorTypeDP, Aux1, Hdp1)
                                                                                                                  // Port 1, DMC slot
           PCIE_ENGINE_DATA_INITIALIZER (PcieDdiEngine, 28, 31),
           PCIE_DDI_DATA_INITIALIZER (ConnectorTypeNutmegDpToVga, Aux2, Hdp2)
                                                                                                                  // Port 2, Mini DDI slot
           PCIE ENGINE DATA INITIALIZER (PcieDdiEngine, 32, 35),
```

```
PCIE DDI DATA INITIALIZER (ConnectorTypeDP, Aux3, Hdp3)
    },
                                                           // Via MXM slot, Lane[8,11] unused for DDI
      0,
      PCIE_ENGINE_DATA_INITIALIZER (PcieUnusedEngine, 12, 15),
      PCIE_DDI_DATA_INITIALIZER (ConnectorTypeDP, Aux4, Hdp4)
    {
      PCIE_ENGINE_DATA_INITIALIZER (PcieUnusedEngine, 16, 19),
      PCIE_DDI_DATA_INITIALIZER (ConnectorTypeDP, Aux5, Hdp5)
      DESCRIPTOR_TERMINATE_LIST,
      PCIE_ENGINE_DATA_INITIALIZER (PcieUnusedEngine, 20, 23),
      PCIE_DDI_DATA_INITIALIZER (ConnectorTypeDP, Aux6, Hdp6)
 },
};
// CPM PCIe Topology Override Table
AMD_CPM_PCIE_TOPOLOGY_OVERRIDE_TABLE gCpmPcieTopologyOverride = {
  {CPM_SIGNATURE_PCIE_TOPOLOGY_OVERRIDE, sizeof(gCpmPcieTopologyOverride)/sizeof(UINT8), 0, 0, 0, 0x00000000F},
    0xFF,
 },
};
// CPM Express Card Table
AMD CPM EXPRESS CARD TABLE
                                     gCpmExpressCardTable ={
  {CPM SIGNATURE PCIE EXPRESS CARD, sizeof(gCpmExpressCardTable)/sizeof(UINT8), 0, 0, 0, 0x00000000F},
          // Device Number of PCIE Bridge
 0,
          // Function Number of PCIE Bridge
 5,
           // GEVENT Pin 5
};
// CPM Wireless Button Table
                                      gCpmWirelessButtonTable = {
AMD CPM WIRELESS BUTTON TABLE
 {CPM_SIGNATURE_WIRELESS_BUTTON, sizeof (gCpmWirelessButtonTable) / sizeof (UINT8), 0, 0, 0x01, 0x0000000F},
 {3, 2},
 {3, 3},
 },
                    // GEVENT Pin 12
 12,
 DEVICE_ID_RADIO,
                         // Device Id ro control radio
 DEVICE_ID_WIRELESS,
                         // Device Id to control power
 DEVICE_ID_BT
                         // Device Id to control BT
};
// Thermal Fan Control Table
AMD_CPM_ACPI_THERMAL_FAN_TABLE gCpmAcpiThermalFanTable = {
  {CPM_SIGNATURE_ACPI_THERMAL_FAN, sizeof(gCpmAcpiThermalFan)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
    0x0E,
                    // EventPin: GEVENT14
    0x00,
                    // SbFanCtrlId: FANOUT0
```



55730 Rev. 1.19 March 2016 Common Platfor

```
Common Platform Module Implementation Guide
```

```
105,
                     // CpuCRT
    98,
                     // CpuPSV
                     // CpuAC0
    50,
    80,
                // CpuAC1
    0,
                     // CpuAC2
                     // CpuAC3
    0,
                     // CpuAL0
    40,
    100,
                     // CpuAL1
                     // CpuAL2
    0,
    0,
                     // CpuAL3
    0,
                     // ThermalSensor
                     // HysteresisInfo
    4,
                     // HysteresisInfoPsv
    4,
};
// CPM Main Table
AMD CPM MAIN TABLE gCpmMainTable = {
  {CPM_SIGNATURE_MAIN_TABLE, sizeof(gCpmMainTable)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
  "RathmoreTV",
                          // PlatformName:
                                                     RathmoreTV
                                               Internal BIOS
  0x02,
                          // BiosType:
  0,
                          // CurrentPlatformId:
                                                     0
  0xF8000000,
                                // PcieMemIoBaseAddr
                                                          0xF8000000
 0xFED80000,
                                // AcpiMemIoBaseAddr
                                                          0xFED80000
  NULL,
                          // Reserved for Internal Used
                          // Reserved for Internal Used
  NULL,
  0x400,
                               // DisplayFeature:
                                                          Disable
  0,
                          // ZeroPowerOddEn:
                                                     Disable
                          // AcpiThermalFanEn:
                                                     Disable
  0,
  0,
                          // ExtClkGen
                                                Config Type 0
                // UnusedGppClkOffEn:
  0,
                                          Disable
  0,
                // AdaptiveS4En
                                     Disable
  0,
                // WirelessButtonEn
                                          Disable
                // Ec:
  0,
                               Disable
  0,
               // Reserved
  0,
               // Reserved
  0,
                // Reserved
  0
                // Reserved
};
// CPM Display Feature Module
// CPM Device Path Table
AMD_CPM_DEVICE_PATH_TABLE gCpmDevicePathTable = {
  {CPM_SIGNATURE_DEVICE_PATH, sizeof(gCpmDevicePathTable)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
    \{0x80000001, 0x00, \{0, 0\}, \{1, 0\}\},\
                                           // PowerXpress, iGPU, (0,0,0)/(1,0)
    {0x80000001, 0x01, {2, 0}, {0, 0}},
                                           // PowerXpress, dGPU, (0,2,0)/(0,0)
    \{0x80000001, 0x01, \{3, 0\}, \{0, 0\}\},\
                                           // PowerXpress, dGPU, (0,3,0)/(0,0)
    \{0x00000000, 0x00, \{0, 0\}, \{0, 0\}\},\
```



```
};
// CPM Specific Ssid Table
AMD_CPM_SPECIFIC_SSID_TABLE gCpmSpecificSsidTable = {
  {CPM_SIGNATURE_SPECIFIC_SSID, sizeof(gCpmSpecificSsidTable)/sizeof(UINT8), 0, 0, 0, 0x00000006},
    { 0x1002, 0x95C4 },
    { 0x1002, 0x9553 },
    { 0x1002, 0x68B0 },
    { 0x1002, 0x9480
                       },
                           // MXM
    { 0x1002, 0x68E0
    { 0x1002, 0x68E5
                            // MXM-Robson-Cedar 6300M
    { 0x1002, 0x6760 },
                           // MXM-Caisos-Seymour 6470M
                            // MXM-Turks-Whistler 6600M
    { 0x1002, 0x6741 },
    { 0x1002, 0x6742 },
                            // MXM-Turks-Whistler 6600M
    { 0x1002, 0x6840
     0x1002, 0x6841
    { 0x1002, 0x6842
    { 0x1002, 0x9900 },
    { 0x1002, 0x9903 },
     0x1002, 0x9904 },
     0x1002, 0x990F
    { 0x1002, 0x9990
    { 0x1002, 0x9991 },
    { 0x1002, 0x9992 },
    { 0x1002, 0x9993 },
    { OxFFFF, OxFFFF },
                           //End of Table
};
// Display Feature Table
AMD CPM DISPLAY FEATURE TABLE gCpmDisplayFeatureTable = {
  {CPM SIGNATURE DISPLAY FEATURE, sizeof(gCpmDisplayFeatureTable)/sizeof(UINT8), 0, 0, 0, 0x00000000F},
                         // FunctionDisableMask
                              // MXM Device Id
  DEVICE_ID_MXM,
                         // Docking Device Id
  0,
                          // MuxFlag
  0,
                         // No Display Mux
                         // No I2c Mux
  0,
  10,
                              // AtpxConnector8Number
                         // AtpxConnector8
    {0x05, 0x00, 0x00, 0x0110}.
                                      // Connector #0: LCD1 on iGPU
    \{0x05, 0x01, 0x00, 0x0100\},\
                                      // Connector #1: CRT1 on iGPU
    {0x07, 0x03, 0x00, 0x0210},
                                      // Connector #2: DFP1 on iGPU
    {0x07, 0x07, 0x00, 0x0220},
                                      // Connector #3: DFP2 on iGPU
    {0x00, 0x09, 0x00, 0x0230},
                                      // Connector #4: DFP3 on iGPU
    \{0x01, 0x00, 0x01, 0x0110\},
                                      // Connector #5: LCD1 on dGPU
    \{0x01, 0x01, 0x01, 0x0100\},\
                                      // Connector #6: CRT1 on dGPU
    {0x03, 0x03, 0x01, 0x0210},
                                      // Connector #7: DFP1 on dGPU
    {0x03, 0x07, 0x01, 0x0220},
                                      // Connector #8: DFP2 on dGPU
    \{0x00, 0x09, 0x01, 0x0230\},\
                                      // Connector #9: DFP3 on dGPU
 },
  0,
                         // AtpxConnector9Number
                         // AtpxConnector9
    \{0x00, 0x00, 0x00\},\
    \{0x00, 0x00, 0x00\},\
    \{0x00, 0x00, 0x00\},\
  },
                              // AtifSupportedNotificationMask;
  0x51.
                         // AtifDeviceCombinationNumber;
  7,
```



```
// AtifDeviceCombinationBuffer[20];
  0x01, 0x02, 0x08, 0x80, 0x03, 0x09, 0x81
},
  0x6C, 0x00,
                             // WORD Structure Size: 0x6A
  0x00, 0x00,
                             // WORD Flags
                                              : Reserved
  0x00,
                          // BYTE
                                      Error Code : 0x00
  0x64,
                          // BYTE
                                      AC Level : 100%
                          // BYTE
  0x20,
                                      DC Level
                                                : 32%
  0x0C,
                          // BYTE
                                      Minimum signal: 12
  0xFF,
                          // BYTE
                                      Maximum signal: 255
  0x31,
                          // BYTE
                                      Count
                                                : 49
                             // BYTE-BYTE First Lumi/Signal: 2% - 14
  0x02, 0x0E,
  0x04, 0x10,
                             // BYTE-BYTE
  0x06, 0x12,
                             // BYTE-BYTE
                             // BYTE-BYTE
  0x08, 0x15,
                             // BYTE-BYTE
  0x0A, 0x17,
  0x0C, 0x1A,
                             // BYTE-BYTE
  0x0E, 0x1D,
                             // BYTE-BYTE
  0x10, 0x20,
                             // BYTE-BYTE
  0x12, 0x23,
                             // BYTE-BYTE
  0x14, 0x26,
                             // BYTE-BYTE
  0x16, 0x29,
                             // BYTE-BYTE
  0x18, 0x2C,
                             // BYTE-BYTE
  0x1A, 0x30,
                             // BYTE-BYTE
  0x1C, 0x34,
                             // BYTE-BYTE
  0x1E, 0x37,
                             // BYTE-BYTE
  0x20, 0x3B,
                             // BYTE-BYTE
  0x22, 0x3E,
                             // BYTE-BYTE
  0x24, 0x43,
                             // BYTE-BYTE
                             // BYTE-BYTE
  0x26, 0x47,
  0x28, 0x4B,
                             // BYTE-BYTE
  0x2A, 0x50,
                             // BYTE-BYTE
  0x2C, 0x54,
                             // BYTE-BYTE
  0x2E, 0x58,
                             // BYTE-BYTE
  0x30, 0x5D,
                             // BYTE-BYTE
  0x32, 0x62,
                             // BYTE-BYTE
  0x34, 0x67,
                             // BYTE-BYTE
  0x36, 0x6C,
                             // BYTE-BYTE
  0x38, 0x71,
                             // BYTE-BYTE
  0x3A, 0x76,
                             // BYTE-BYTE
  0x3C, 0x7B,
                             // BYTE-BYTE
                             // BYTE-BYTE
  0x3E, 0x81,
  0x40, 0x87,
                             // BYTE-BYTE
  0x42, 0x8C,
                             // BYTE-BYTE
  0x44, 0x92,
                             // BYTE-BYTE
  0x46, 0x98,
                             // BYTE-BYTE
  0x48, 0x9E,
                             // BYTE-BYTE
  0x4A, 0xA4,
                             // BYTE-BYTE
                             // BYTE-BYTE
  0x4C, 0xAB,
                             // BYTE-BYTE
  0x4E, 0xB1,
  0x50, 0xB7,
                             // BYTE-BYTE
  0x52, 0xBE,
                             // BYTE-BYTE
  0x54, 0xC5,
                             // BYTE-BYTE
  0x56, 0xCC,
                             // BYTE-BYTE
  0x58, 0xD3,
                             // BYTE-BYTE
                              // BYTE-BYTE
  0x5A, 0xDA,
  0x5C, 0xE1,
                             // BYTE-BYTE
  0x5E, 0xE8,
                             // BYTE-BYTE
  0x60, 0xF0,
                             // BYTE-BYTE
```



&gCpmAdaptiveS4Table,

Common Platform Module Implementation Guide

```
// BYTE-BYTE Last Lumi/Signal: 98% - 250
   0x62, 0xF7
};
// CPM Zero Power ODD Table
AMD CPM ZERO POWER ODD TABLE gCpmZeroPowerOddTable = {
  {CPM_SIGNATURE_ZERO_POWER_ODD, sizeof(gCpmZeroPowerOddTable)/sizeof(UINT8), 0, 0, 0, 0x0000000F},
                         // GPIO pin
  DEVICE_ID_ODD,
                    // Gevent pin for FCH ODD DA
  0x06,
                   // Gevent pin for ODD_PLUGIN# Detect
  0x10,
 0x1F,
                   // Dummy Event
  0x0E,
                   // SATA Mode Mask
  0x01,
                   // SATA Port Number
};
// Adaptive S4 Table
                                   gCpmAdaptiveS4Table = {
AMD CPM ADAPTIVE $4 TABLE
 {CPM_SIGNATURE_ADAPTIVE_S4, sizeof (gCpmAdaptiveS4Table) / sizeof (UINT8), 0, 0, 0, 0x0F},
 0x05,
                   // BufferType
 0x40,
                   // BufferOffset
 0x0C,
                    // BufferSize
0xE0
                   // EcRamOffset
};
// Save Context Table
AMD_CPM_SAVE_CONTEXT_TABLE
                                     gCpmSaveContextTable = {
 {CPM_SIGNATURE_SAVE_CONTEXT, sizeof (gCpmSaveContextTable) / sizeof (UINT8), 0, 0, 0, 0x01},
             // BufferType
 0x50,
             // BufferOffset
 0x10,
             // BufferSize
};
void *gCpmTableList[] = {
  &gCpmMainTable,
  &gCpmPlatformIdTable,
  &gCpmPlatformIdConvertTable,
  &gCpmPreInitTable,
  &gCpmSaveContextTable,
  &gCpmGpioInitTable,
  &gCpmGeventInitTable,
  &gCpmGpioDeviceConfigTable,
  &gCpmGpioDevicePowerTable,
  \&gCpmGpioDeviceDetectionTable,\\
  &gCpmGpioDeviceResetTable,
  &gCpmPcieClockTable,
  &gCpmSetMemVoltage,
  &gCpmSetVddpVddrVoltage,
  &gCpmPcieTopologyTable,
  &gCpmPcieTopologyOverride,
  &gCpmExpressCardTable,
  &gCpmWirelessButtonTable,
  &gCpmAcpiThermalFanTable,
```

Common Platform Module Implementation Guide

```
&gCpmDisplayFeatureTable,
&gCpmDevicePathTable,
&gCpmZeroPowerOddTable,
&gCpmSpecificSsidTable,
NULL
};
```

6.3 AmdCpmOemInitPeim Driver Sample

```
#include "Tiano.h"
#include "Pei.h"
#include "PeiLib.h"
#include "Variable.h"
#include "SetupConfig.h"
#include "AmdCpmCommon.h"
#include EFI PPI CONSUMER (AmdCpmOemTablePpi)
#include EFI PPI CONSUMER (AmdCpmTablePpi)
#include EFI_PPI_CONSUMER (SMBus)
EFI STATUS
EFIAPI
CpmOverrideTableNotifyCallback (
    IN EFI PEI SERVICES
                                     **PeiServices,
    IN EFI_PEI_NOTIFY_DESCRIPTOR
                                     *NotifyDescriptor,
    IN VOID
static EFI PEI NOTIFY DESCRIPTOR mCpmOemTableOverrideNotify = {
    (EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),
    &gAmdCpmTablePpiGuid,
    {\tt CpmOverrideTableNotifyCallback}
};
EFI STATUS
InitializeAmdCpmOemInitPeim (
    IN EFI_FFS_FILE_HEADER
                                 *FfsHeader,
    IN EFI PEI SERVICES
                                 **PeiServices
    EFI STATUS
                            Status = 0;
    AMD_CPM_OEM_TABLE_PPI
                            *AmdCpmOemTablePpi;
    EFI PEI PPI DESCRIPTOR *PpiListCpmOemTable;
    Status = (*PeiServices)->AllocatePool (
                             PeiServices,
                              sizeof (AMD CPM OEM TABLE PPI),
                              &AmdCpmOemTablePpi
  if (EFI ERROR (Status)) {
    return Status;
  AmdCpmOemTablePpi->Revision = AMD_CPM_OEM_TABLE PPI REV;
  AmdCpmOemTablePpi->PlatformId = 0xFF;
```



```
AmdCpmOemTablePpi->TableList = &gCpmTableList[0];
  Status = (*PeiServices) ->AllocatePool (
                          PeiServices,
                          sizeof (EFI PEI PPI DESCRIPTOR),
                          &PpiListCpmOemTable
   if (EFI ERROR (Status)) {
       return Status;
    PpiListCpmOemTable->Flags = (EFI_PEI_PPI_DESCRIPTOR PPI |
                                EFI PEI PPI DESCRIPTOR TERMINATE LIST);
   PpiListCpmOemTable->Guid = &gAmdCpmOemTablePpiGuid;
   PpiListCpmOemTable->Ppi = AmdCpmOemTablePpi;
   Status = (*PeiServices)->InstallPpi (
                             PeiServices,
                             PpiListCpmOemTable
   if (EFI ERROR (Status)) {
       return Status;
   Status = (**PeiServices).NotifyPpi (PeiServices, &mCpmOemTableOverrideNotify);
   return EFI SUCCESS;
        -----*/
* CPM Override Function After AMD CPM Table PPI
 * This function updates CPM OEM Tables according to setup options or the value to be detected
* on run time after AMD CPM Table PPI is installed.
 * @param[in]
               PeiServices Pointer to PEI Services
               EFI SUCCESS Function initialized successfully
               EFI ERROR
 * @retval
                             Function failed (see error for more details)
*/
EFI STATUS
EFIAPI
CpmTableOverride (
     EFI_PEI_SERVICES
 IN
                              **PEI Services
 )
 EFI STATUS
                              Status;
 AMD CPM TABLE PPI
                              *AmdCpmTablePpi;
 AMD CPM DISPLAY FEATURE TABLE *DisplayFeatureTablePtr;
 AMD_CPM_MAIN_TABLE
                              *MainTablePtr;
 AMD_CPM_PCIE_TOPOLOGY_OVERRIDE_TABLE *PcieTopologyOverrideTablePtr;
 AMD_CPM_PCIE_TOPOLOGY_TABLE
                              *PcieTopologyTablePtr;
 CPM OEM SETUP OPTION
                               OemSetupOption;
 Status = (*PeiServices) ->LocatePpi (
                        PeiServices,
                        &gAmdCpmTablePpiGuid,
                        0,
                        NULL,
                        &AmdCpmTablePpi
                        );
 if (EFI_ERROR (Status)) {
   return Status;
```



```
MainTablePtr
                                = AmdCpmTablePpi->MainTablePtr;
                                = AmdCpmTablePpi->CommonFunction.GetTablePtr (AmdCpmTablePpi,
 DisplayFeatureTablePtr
CPM SIGNATURE DISPLAY FEATURE);
 PcieClockTablePtr
                                = AmdCpmTablePpi->CommonFunction.GetTablePtr (AmdCpmTablePpi,
CPM SIGNATURE PCIE CLOCK);
 PcieTopologyTablePtr
                                = AmdCpmTablePpi->CommonFunction.GetTablePtr (AmdCpmTablePpi,
CPM_SIGNATURE_PCIE TOPOLOGY);
  GpioDeviceConfigTablePtr
                                = AmdCpmTablePpi->CommonFunction.GetTablePtr (AmdCpmTablePpi,
CPM_SIGNATURE_GPIO_DEVICE_CONFIG);
 PcieTopologyOverrideTablePtr = AmdCpmTablePpi->CommonFunction.GetTablePtr (AmdCpmTablePpi,
CPM SIGNATURE PCIE TOPOLOGY OVERRIDE);
  Status = CpmOemSetupOption (PeiServices, &OemSetupOption);
  if (EFI ERROR (Status)) {
    return Status;
 MainTablePtr->DisplayFeature.Raw &= 0xFFFFFC00;
  switch (OemSetupOption.SpecialVgaFeature) {
  case 3: //PX
   if (OemSetupOption.PowerExpressDynamicMode) {
     MainTablePtr->DisplayFeature.Raw |= OemSetupOption.PowerExpressDynamicMode << 1;
     MainTablePtr->DisplayFeature.Raw |= BIT0;
   break:
  if ((OemSetupOption.PrimaryVideoAdaptor == 2)) {
   MainTablePtr->DisplayFeature.Raw |= 1 << 8;
  if (OemSetupOption.BrightnessControlMethod == 1) {
   MainTablePtr->DisplayFeature.Raw |= 1 << 9;
  if (OemSetupOption.LoopbackAdaptor == 1) {
   PcieClockTablePtr->Item[9].ClkReq = CLK ENABLE;
    PcieClockTablePtr->Item[9].ClkReqExt = CLK_ENABLE;
  if (OemSetupOption.DisplayOutput == 0) {
   SetDevice (GpioDeviceConfigTablePtr, DEVICE ID VGAMUXSEL, CPM DEVICE ON);
  } else {
   SetDevice (GpioDeviceConfigTablePtr, DEVICE ID VGAMUXSEL, CPM DEVICE OFF);
  if (OemSetupOption.BlueToothEn) {
   SetDevice (GpioDeviceConfigTablePtr, DEVICE_ID_BT, CPM DEVICE OFF);
  } else {
   SetDevice (GpioDeviceConfigTablePtr, DEVICE ID BT, CPM DEVICE ON);
 MainTablePtr->ZeroPowerOddEn = 0;
  if (OemSetupOption.ZeroPowerOddEn) {
   MainTablePtr->ZeroPowerOddEn = BIT0 | BIT1;
  if (OemSetupOption.SystemBootWithPS0 == 0) {
   MainTablePtr->ZeroPowerOddEn |= BIT2;
 MainTablePtr->UnusedGppClkOffEn = OemSetupOption.UnusedGppClkOff;
 MainTablePtr->AcpiThermalFanEn = OemSetupOption.AcpiThermalFanEn;
```



```
MainTablePtr->AdaptiveS4En
                                = OemSetupOption.AdaptiveS4En;
 MainTablePtr->WirelessButtonEn = OemSetupOption.WirelessSwitch + 1;
 MainTablePtr->Ec.Config.S5PlusEn = 1;
 DetectPcieDevices (AmdCpmTablePpi, PcieTopologyOverrideTablePtr);
  return Status;
 * Update Setup Options
 * This function reads setup options from ReadOnlyVariable and fills in the data
 * structure of CPM OEM Setup Option.
 * @param[in]
                PeiServices
                                Pointer to PEI Services
 * @retval
                EFI SUCCESS Function initialized successfully
 * @retval
                EFI ERROR
                                Function failed (see error for more details)
* /
EFI STATUS
EFIAPI
CpmOemSetupOption (
        EFI PEI SERVICES
                                 **PeiServices,
 TN
          CPM OEM SETUP OPTION *SetupOption
 )
 EFI STATUS
                                      Status;
 PEI READ ONLY VARIABLE PPI
                                      *ReadOnlyVariable;
 UINTN
                                      VariableSize;
 EFI GUID
                                     CpmSetupOptionGuid = AMD CPM SETUP GUID;
 AMD CPM SETUP OPTION
                                      CpmSetupOption;
  Status = (*PeiServices)->LocatePpi (
                              PeiServices,
                              &gPeiReadOnlyVariablePpiGuid,
                              Ο,
                             NULL,
                              &ReadOnlyVariable
                              ) ;
  if (EFI ERROR (Status)) {
   return Status;
 VariableSize = sizeof (AMD CPM SETUP OPTION);
 Status = ReadOnlyVariable->PeiGetVariable (
                              PeiServices,
                              AMD CPM SETUP VARIABLE NAME,
                              &CpmSetupOptionGuid,
                              NULL,
                              &VariableSize,
                              &CpmSetupOption
  if (EFI ERROR (Status)) {
   return Status;
  SetupOption->SpecialVgaFeature
                                        = CpmSetupOption.AMD CPM SETUP OPTION SPECIAL VGA FEATURE;
 SetupOption->PowerExpressDynamicMode =
CpmSetupOption.AMD CPM SETUP OPTION POWER XPRESS DYNAMIC MODE;
  SetupOption->PrimaryVideoAdaptor
CpmSetupOption.AMD CPM SETUP OPTION PRIMARY VIDEO ADAPTOR;
                                       = CpmSetupOption.AMD_CPM SETUP OPTION LOOPBACK ADAPTOR;
  SetupOption->LoopbackAdaptor
                                        = CpmSetupOption.AMD_CPM_SETUP_OPTION_DISPLAY_OUTPUT;
  SetupOption->DisplayOutput
  SetupOption->BrightnessControlMethod =
CpmSetupOption.AMD CPM SETUP OPTION BRIGHTNESS CONTROL METHOD;
 SetupOption->BlueToothEn
                                       = CpmSetupOption.AMD CPM SETUP OPTION BLUE TOOTH EN;
                                        = CpmSetupOption.AMD_CPM_SETUP_OPTION_ZERO_POWER_ODD_EN;
  SetupOption->ZeroPowerOddEn
```



Common Platform Module Implementation Guide

6.4 AGESATM Wrapper and Hook Function Sample

```
* AgesaHookBeforeDramInit
  Description:
     This is the stub function will call the host environment through the binary block
     interface (call-out port) to provide a user hook opportunity
  Parameters:
    @param[in]
                  FcnData
     @param[in, out] *MemData
    @retval
                  AGESA STATUS
/*-----*/
AGESA STATUS
AgesaHookBeforeDramInit (
 IN UINTN FcnData,
 IN OUT MEM DATA STRUCT *MemData
 )
   EFI PEI SERVICES
                              **PeiServices;
   AMD CPM TABLE PPI
                               *AmdCpmTablePpi;
   AGESA STATUS
                               Status;
   Status = AGESA UNSUPPORTED;
   PeiServices = (EFI PEI SERVICES **) MemData->StdHeader.ImageBasePtr;
   Status = (*PeiServices)->LocatePpi (
                                   PeiServices,
                                   &gAmdCpmTablePpiGuid,
                                   Ο,
                                   NULL,
                                   &AmdCpmTablePpi
   if (!EFI ERROR (Status)) {
      AmdCpmTablePpi->PeimPublicFunction.SetMemVoltage(
                                AmdCpmTablePpi,
                                   MemData->ParameterListPtr->DDR3Voltage
      AmdCpmTablePpi->PeimPublicFunction.SetVddpVddrVoltage(
```

```
AmdCpmTablePpi,
                                  MemData->ParameterListPtr->VddpVddrVoltage
   return Status;
/*-----*/
* PCIE slot reset control
* @param[in] ResetInfo Reset information
* @param[in] StdHeader Standard configuration header
* @retval AGESA UNSUPPORTED This feature is not supported
/*----*/
AGESA STATUS
AgesaPcieSlotResetControl (
  IN UINTN
                            FcnData,
       PCIe SLOT RESET INFO *ResetInfo
{
   AMD CPM_TABLE_PPI
                              *AmdCpmTablePpiPtr;
   AGESA STATUS
   EFI PEI SERVICES
                              **PeiServices;
           = AGESA UNSUPPORTED;
   PeiServices = (EFI PEI SERVICES **)ResetInfo->StdHeader.ImageBasePtr;
   Status = (*PeiServices)->LocatePpi (
                                  PeiServices,
                                  &gAmdCpmTablePpiGuid,
                                  Ο,
                                  NULL,
                                  &AmdCpmTablePpiPtr
   if (!EFI ERROR (Status)) {
      AmdCpmTablePpiPtr->PeimPublicFunction.PcieReset(
                                  AmdCpmTablePpiPtr,
                                  ResetInfo->ResetId,
                                  ResetInfo->ResetControl
                                 );
      Status = AGESA SUCCESS;
   } else {
      Status = AGESA_UNSUPPORTED;
   return Status;
}
```



```
/*-----*/
* OemCustomizeInitEarly
  Description:
    This is the stub function will call the host environment through the binary block
     interface (call-out port) to provide a user hook opportunity
  Parameters:
              **PeiServices
*InitEarly
    @param[in]
     @param[in]
    @retval
                  VOID
/*-----*/
OemCustomizeInitEarly (
                      **PeiServices,
 IN EFI PEI SERVICES
 IN AMD EARLY PARAMS *InitEarly
 )
{
 //
 // WARNING WARNING
 // This section should have the implementation to customize the structure
 // which doesn't require any PeiServices to retrieve any settings.
 // In this section, any customization could impact BSP and AP both
 11
 if (PeiServices) {
   //
   // This section should have implementation to customize the structure which may
   // require to use PeiServices to retrieve some info which will help customize the
   // structure. This will be done when this API gets called by BSP.
   EFI STATUS
                     Status;
   SYSTEM CONFIGURATION SystemConfiguration;
   AMD CPM TABLE PPI
                               *AmdCpmTablePpiPtr;
   Status = GetSystemConfiguration (PeiServices, &SystemConfiguration);
   if (EFI ERROR(Status)) {
      SystemConfiguration.SpecialVgaFeature = 0;
   Status = (*PeiServices) ->LocatePpi (
                                   PeiServices,
                                   &gAmdCpmTablePpiGuid,
                                   NULL,
                                   &AmdCpmTablePpiPtr
   if (!EFI ERROR (Status)) {
       InitEarly->GnbConfig.PcieComplexList =
                     AmdCpmTablePpiPtr->PeimPublicFunction.PcieComplexDescriporPtr;
       InitEarly->GnbConfig.PsppPolicy
}
```