

5	4 3	2	1
001 Index	039 N/A	077 ASM1074-3(PWR)	116 N/A 117 +5V_DUAL2
002 MB Block Diagram	040 N/A	078 ASM1074-4(EMI/ESD)	117 +5V_DUAL2
003 CHANGE HISTORY	041 CPU POWER_SEQUENCE	079 ASM1074-5(USB CONN)	118 +3V_DUAL 119 +1.8V_DUAL
004 Clock Distribution	042 TCM SSX44-B	080 N/A	120 PWR ⁻ AST2500
ູ 005 SMBus	043 AUDIO ALC4042+ALC274	081 GL852G-1	121 +3.3V VDD 122 +1.2V SATA
006 BM_CARD_&_SPI_BUS_TOPOLOGY	044 AUDIO BACK+FRONT Conn.	082 GL852G-2(EMI/ESD)	119 +1.8V DUAL 120 PWR AST2500 121 +3.3V VDD 122 +1.2V SATA 123 N/A 124 +1.8V VDD 125 +VCORE1 (IR35201) 126 +VCORE1 (Phase 1&2) 127 +VCORE1 (Phase 3&4) 128 +VSOC1 (Phase 1&2) 129 +VCORE1\(VSOC1 Caps 130 +VDDIO AB (IR35201) 131 +VDDIO AB (Phase 1&2)
007 N/A	045 AUDIO_LDO	083 SM Pin header	124 + 1.8V VDD 125 +VCORE1 (IR35201)
008 POWER_SEQ_DIAGRAM	046 N/A	084 N/A	126 +VCORE1 (Phase 1&2)
009 N/A	047 MINI SAS HD & SATA Conn.	085 N/A	127 +VCORE 1 (Phase 3&4) 128 +VSOC1 (Phase 1&2)
010 CLK BUFF-1(33/50Mhz)	048 SATA BHD5-AS5	086 N/A	129 +VCORE1\VSOC1 Caps
011 CLK BUFF-2(100Mhz)	049 N/A	087 N/A	131 +VDDIO_AB (IR35201)
012 CPU_DDR4_CHA	050 PCIEX16 Slot1	088 AST2500 - PCIE/DDR4/LPC/I20	
013 CPU_DDR4_CHB	051 PCIEX 4 Slot1	089 AST2500 - SPI/UART/MAC	M33. +VPPDDR AB 134. +VTTDDR AB
014 CPU_PCIE_SATA	052 PCIEX 4 Slot2	090 AST2500 - VGA/USB/GPIO	134. +VTTDDR AB 135 DECOUPLING CAP
015 CPU_USB_CLK_SPI_LPC	053 PCIEX 1 Slot with BM Card	091 AST2500 - RTL8211E	136 N/A 137 N/A 138 FP HEADER_& BUTTON 139 BMC_System_BTN_FRU&_IPMB 140 SYS_SKU_ID 141 CURRENTMONITOR-1 142 N/A 143 DIMM ERROR LED
016 CPU_UART_SD_I2C_GPIO	054 LAN1-I210 NCSI	092 AST2500 - TRAPPING	138 FP HEADER & BUTTON
017 CPU_THERM_SVID_JTAG	055 DM LAN1 USB3 12	093 AST2500 - POWER/GND	140 SYS SKU ID
018 CPU_POWER	056 LAN2-I210	094 P PCIE/SATA SW	141 CURRENTMONITOR-1
019 CPU_GND	057 LAN1 LAN2 CONN	094 VGA Switch	143 DIMM ERROR LED
* 020 HDT CONNECTOR	058 NCT6796D(MAIN,HW MONITOR)	095 N/A	144 IVA
021 N/A	059 NCT6796D(PORT 80 LED)	096 SD CARD	145 N/A 146 N/A
022 DDR4_CHA_DIMM0	060 NCT6796D(FAN)	097 SYSTEM_LED	147 Screw Hole
023 DDR4_CHA_DIMM1	061 NCT6796D(COM)1CONN+1HEADER	-	148 PCB 149 EMI_CAP 150 N/A
024 DDR4_CHB_DIMM0	062 TEMP Sensor	099 N/A	150 N/A
025 DDR4_CHB_DIMM1	063 Rear USB3 (EMI/ESD/OC)	100 N/A	В
026 N/A	064 CPLD	101 N/A	
027 N/A	065 N/A	102 CPU/BMC/CPLD/JTAG	
028 N/A	066 N/A	103 N/A	
029 N/A	067 N/A	104 N/A	
030 N/A	068 N/A	105 N/A	
031 N/A	069 N/A	106 N/A	
032 N/A	070 N/A	107 N/A	
033 N/A	071 N/A	108 N/A	
034 N/A	072 RTC BATTERY	109 N/A	
035 N/A	073 BIOS ROM	110 Powe Block Diagram	Î
036 N/A	074 POWER CONNECTOR	111 N/A 0	COMPRESSED IMAGE
037 N/A	075 ASM1074-1	112 N/A 113 N/A	Title Index
038 N/A	076 ASM1074-2(OC)	113 N/A 114 +0.9V_VDDCR_SOC_S5 115 +5VSB	Document Number
5	4 3	2	1





Version	Date / Author		Comments	
V1.00		1. First Init.		
V1.01				
				COMPRESSED IMAGE Title CHANGE HISTORY Size Document Number 22D4-US Date: Tuesday, October 02, 2018 Sheet 3 of

COMPRESSED IMAGE


CC	MPRESSED IMAGE					
Title	Clock Distribution					
Size Cust	Document Number m22D4-US					Rev A01
Date:	Tuesday, October 02, 2018	Sheet	4	of	150	

















5V2305PGGI CLK BUFFER(33Mhz)

Size Doo	BUFF-1((33/50Mhz	<u>')</u>				
	D4-US						Rev A01
Date:	Tuesday, October	r 02, 2018	Sheet	10	of	150	•



CPUA AC36 U36 MA_ADD[0] MA_ADD[1] MA_DATA[2] MA_DATA[3] T38 T37 MA ADDIS R39 MA_ADD[3] R36 MA_ADD[5] MA_DATA[4] [22,23] CPU_DDR4_MA_A[17:0] (MA DATAISI MA_ADD[6 MA_DATA[6] MA ADDIZ MA_DATA[7] MA_ADD[8 MA ADDIS MA DATA(8) DDR4 MA A10 AC39 MA_DATA[8] A26 MA_DATA[9] A29 MA_ADD[10 MA_DATA[10] C29 MA_DATA[11] A25 MA_DATA[12] MA_DATA[13] MA_ADD[13] M38 [22,23] CPU_DDR4_MA_ACT# MA_ACT_L MA_DATA[14] M39 MA_BG[0] MA_BG[1] MA_DATA[15] MA_DATA[16] B31 B34 CPU_DDR4_MA_BG[1:0] CPU_DDR4_MA_BA[1:0] MA_BANK[0] MA_BANK[1] ΜΑ ΠΑΤΑΙ181 MA_DATA[18] C35 MA_DATA[19] B30 B22 MA_DQS_H[0] MA_DQS_L[0] MA_DATA[20] MA_DATA[21] 1 C27 MA_DQS_H[1]
1 B27 MA_DQS_H[1]
2 C33 MA_DQS_H[2]
3 D37 MA_DQS_H[2]
4 AN36 MA_DQS_H[3]
4 AM36 MA_DQS_H[4] MA DOS HI1 MA DATA[22] A34 MA_DATA[23] MA DATA[24] MA_DATA[25] MA DATA[26] CPU_DDR4_MA_DATA[63:0] [22,23] MA_DATA[27] MA_DATA[28] C36 MA_DATA[29] B38 P5 AV37
MA DQS L[4]
MA DQS L[4]
MA DQS L[5]
MA DQS L[5]
MA DQS L[6]
MA DQS L[6]
MA DQS L[6] MA DATAI301 MA_DATA[31] MA_DATA(32)
MA_DATA(34)
MA_DATA(35)
MA_DATA(35)
MA_DATA(35)
MA_DATA(35)
MA_DATA(35)
MA_DATA(35)
MA_DATA(35)
MA_DAT [22,23] CPU_DDR4_MA_DQSP[17:0] (>>> [22,23] CPU_DDR4_MA_DQSN[17:0] ((>>----CPU DDR4 MA DC CPU DDR4 MA DC CPU DDR4 MA DC MA_DATA[35] MA DATA[36] MA_DATA[37] MA_DATA[38] AP38 CPU_DDR4_MA_DATA39 MA_DATA[39] MA_DATA(40]
MA_DATA(41)
MA_DATA(41)
MA_DATA(42)
MA_DATA(42)
MA_DATA(42)
MA_DATA(42)
AT36 CPU DDR4 MA DATA42
MA_DATA(42)
AT36 CPU DDR4 MA DATA42 MA_DATA[41] AW36 CPU DDR4 MA_DATA43 MA_DATA[42] AT35 CPU DDR4 MA_DATA443 AT39 CPU DDR4 MA_DATA444 AT38 CPU DDR4 MA_DATA444 AT38 CPU DDR4 MA_DATA45 MA_DATA[46] AT36 CPU DDR4 MA_DATA46 AT36 CPU DDR4 MA_DATA46 AT36 CPU DDR4 MA_DATA46 AT36 CPU DDR4 MA_DATA47 AT47] [22] CPU_DDR4_MA0_CLKP[1:0] >>---[22] CPU_DDR4_MA0_CLKN[1:0] >>---15AW34 MA_DQS_L[15] MA_DQS_L[15] MA_DATA[48] AU35 CPU DDR4 MA_DATA48 AU34 CPU DDR4 MA_DATA49 AV31 CPU DDR4 MA_DATA50 [23] CPU_DDR4_MA1_CLKP[1:0] >> [23] CPU_DDR4_MA1_CLKN[1:0] >>-MA_DATA[50] MA DATAI511 MA_DATA[51]

MA_DATA[52]

MA_DATA[53]

MA_DATA[53]

MA_DATA[53]

MA_DATA[53]

MA_DATA[53]

MA_DATA[53]

MA_DATA[53]

MA_DATA[53]

MA_DATA[53]

MA_DATA[54]

MA_DATA[55]

MA_DA CPU DDR4 MAD CLKPD U39
CPU DDR4 MAO CLKNO V39
CPU DDR4 MAO CLKNO V39
CPU DDR4 MAO CLKPT V38
CPU DDR4 MAO CLKPT W38
CPU DDR4 MAO CLKPT W38
CPU DDR4 MAT CLKPD W37
CPU DDR4 MAT CLKPD W37
CPU DDR4 MAT CLKPT V39
CPU DDR4 MAT CLKPT V39
CPU DDR4 MAT CLKPT V39
MAT CLK H[1]
MAT CLK L[1] MA_DATA[53] AW32 CPU DDR4 MA_DATA55 MA_DATA[54] AU32 CPU DDR4 MA_DATA55 +VDDIO AB MA_DATA[56] AU29 CPU DDR4 MA_DATA56 MA_DATA[57] AU29 CPU DDR4 MA_DATA57 MA_DATA[58] AU26 CPU DDR4 MA_DATA59 MA_DATA[58] AU26 CPU DDR4 MA_DATA59 R1201 4.7KOHM AU26 CP AW30 CP MA DATA[59] MA_DATA[60] MA_DATA[60]
MA_DATA[61]
MA_DATA[62]
MA_DATA[63]
MA_DATA[63]
MA_DATA[63] [22,23] CPU_DDR4_MA_RESET# < AA38 MA_RESET_L MA_EVENT_L [22,23,89] CPU_DDR4_MA_EVENT# >>-CPU_DDR4_MA0_CKE0_L37
CPU_DDR4_MA0_CKE1_K37
CPU_DDR4_MA1_CKE0_L39
CPU_DDR4_MA1_CKE1_L36
MA1_CKE11
MA1_CKE11 MA_DATA[63] [22] CPU_DDR4_MA0_CKE[1:0] >>---[23] CPU_DDR4_MA1_CKE[1:0] >>----MA_CHECK[2]
MA_CHECK[3]
MA_CHECK[4]
MA_CHECK[4]
MA_CHECK[5]
MA_CHECK[5]
MA_CHECK[5]
MA_CHECK[5]
MA_CHECK[5]
MA_CHECK[6]
MA_CHE MA1_CKE[1] CPU_DDR4_MA_ECC[7:0] [22,23] CPU_DDR4_MA0_ODT0AF39
CPU_DDR4_MA0_ODT1AH36
CPU_DDR4_MA1_ODT0AF37 [22] CPU_DDR4_MA0_ODT[1:0] >>---MA_CHECK[6] [23] CPU_DDR4_MA1_ODT[1:0] >>----H37 CPU_DDR4_MA_ECC7 CPU DDR4 MA0 CS#0AE38
CPU DDR4 MA0 CS#1AG39
CPU DDR4 MA1 CS#0AD39
CPU DDR4 MA1 CS#0AD39
CPU DDR4 MA1 CS#0AB36
MA1_CS_L[1] MA CHECKI7 MA1 ODTÍ1 +VDDIO AB [22] CPU_DDR4_MA0_CS#[1:0] >>-MA_ZVDDIO_MEM_S3 | Y36 | CPU_DDR4_MA_ZVSS | AK38 | CPU_DDR4_MA_ZVSS [23] CPU_DDR4_MA1_CS#[1:0] >>= 1 2 /X R1204 240Ohm CPU DDR4 MA A17 AH37
 CPU DDR4 MA A17
 AH37


 CPU DDR4 MA A16
 AD36


 CPU DDR4 MA A15
 AF36


 CPU DDR4 MA A15
 AF36


 MA_CAS_L_ADD[16]
 MA_CAS_L_ADD[16]


 MA_WE_L_ADD[14]
 MA_WE_L_ADD[14]
 R1202 GND 1KOhm R1203 CPU DDR4 MA ALERT# R [22,23] CPU_DDR4_MA_ALERT# >> MA ALERT L AB38 [22,23] CPU_DDR4_MA_PAROUT < MA_PAROUT MA CIOI [22,23] CPU_DDR4_MA_C[2:0] << MA_C[1] MA_C[2] COMPRESSED IMAGE HYGON_DM1 Title CPU DDR4 CHA Size Document Number A01 22D4-US Sheet Tuesday, October 02, 2018 12




















HDT CONNECTOR




CC	IMPRESSED IMAGE					
Title	HDT CONNECTOR					
Size	Document Number				Rev	
A3	22D4-US				A01	
Date:	Tuesday, October 02, 2018	Sheet	20	of	150	










Tuesday, October 02, 2018


Sheet



















































CC	IMPRESSED IMAGE					
Title	TCM SSX44-B					
Size	Document Number					Rev
A3	22D4-US					A01
Date:	Tuesday October 02 2018	Sheet	42	of	150	























COMPRESSED IMAGE Title MINI SAS HD & SATA Conn.
Size | Document Number ev A01 22D4-US Tuesday, October 02, 2018 Sheet 47 of

A+

B-B+


A+ A-

GND2


GND


CPU_PA_SATA6_RXN6


CPU_PA_SATA7_RXN7 CPU_PA_SATA7_RXP7


















СС	IMPRESSED					
Title Size A2	Document Number					Rev A01
Date:	22D4-US Tuesday, October 02, 2018	Sheet	52	of	150	AUI












CC	IMPRESSED IMAGE					
Title	OM LAN1 USB3 12					
Size A3	Document Number 22D4-US					Rev A01
Date:	Tuesday, October 02, 2018	Sheet	55	of	150	







COMPRESSED

IMA GE

TO NCT6796D(MAIN,HW MONITOR)

Total

Total


Total

Total

Total

Port 80 (7 Segment). SIO is common athode.


Package Dimensions



Electrical Connection

PIN NO.	LDD2055-20/RP32-PF				
1	Anode E				
2	Anode D				
3	Anode C				
4	Anode G				
5	Anode DP				
6	Common Cathode Dig.2				
7	Anode A				
8	Anode B				
9	Common Cathode Dig.1				
10	Anode F				

Internal Circuit Diagram LDD2055-20/RP32-PF



Q_CODE_low byte

QCODE5901

[58] PORT80_LED_D	ANODE_E ANODE_F ANODE_D COMMON_CATHODE_DIG.1 ANODE_C ANODE_B ANODE_A	8 PORT80 LED B R1 ORN5902B 3 4 3000hm 7 PORT80 LED A R1 ORN5902C 5 6 3000hm	PORT80_LED_F [58] **PORT80_DGH_0# [58] **PORT80_LED_A [58] **PORT80_LED_A [58]
×	ANODE_DP COMMON_CATHODE_DIĞ.2 RED [GA]LIGITEK/LDD2055-20/RP32-PF	ORN5902D 7 8 300 Ohm	─────────────────────────────────────


COMPRESSED

IMAGE

Title NCT6796D(PORT 80 LED)


Size | Document Number | Rev A01 | A


Tuesday, October 02, 2018




COM 1

GND






























CC	IMPRESSED IMAGE					
Title	RTC BATTERY					
Size	Document Number				Rev	
A3	22D4-US				A01	
Date:	Tuesday, October 02, 2018	Sheet	72	of	150	


















CC	COMPRESSED IMAGE								
Title	Title ASM1074-3(PWR)								
Size	Document Number					Rev			
A3	22D4-US					A01			
Date:	Tuesday, October 02, 2018	Sheet	77	of	150				























75V_USB12 20180919


[82,83] USB2_HUB_DP1_R





COMPRESSED IMAGE								
Title	Title SM Pin header							
Size	Document Number				Rev			
A3	22D4-US				A01			
Date:	Tuesday, October 02, 2018	Sheet	83	of	150			
	The state of the s	1						























0x1E6E2070 Bit#	BALL NUM	BALL NAME	DESCRIPTION
31	U17	FWSPIMOSI	ENABLE SPI FLASH STRAP AUTO FETCH MODE 0: DISABLE 1: ENABLE (DFLT)
30	AA18	FWSPICK	ENABLE GPIO STRAP MODE 0: DISABLE 1: ENABLE (DFLT)
29	K1	TXD5	SELECT UART DEBUG PORT (IT CAN SUPPORT FIRMWARE UPDATE CAPABILITY) 0: SELECT UART1 AS BMC CONSOLE PORT 1: SELECT UART5 AS BMC CONSOLE PORT (DFLT)
27	W21	GPIOZ7	ENABLE FAST RESET MODE FOR ARM ICE DEBUGGER 0: LONG RESET MODE, NORMAL OPERATION (DFLT)1: FAST RESET MODE, FOR ICE DEBUGGER CONNECTION
26	C9	RTCK	ENABLE ESPI FLASH MODE (BIT VALID ONLY WHEN ESPI MODE IS ENABLE) 0: ESPI RESPOND WITH NO FLASH ATTACHED (DFLT): ESPI RESPOND WITH FLASH ATTACHED
25	T18	FWSPIMISO	ENABLE ESPI MODE 0: LPC MODE 1: ESPI MODE (DFLT)
24	D4	RGMII2TXD3	SELECT DDR4 SDRAM 0: DDR3 SDRAM 1: DDR4 SDRAM (DFLT)
23	D5	RGMII2TXD2	SELECT 25MHZ REFERENCE CLOCK INPUT MODE 0: CLKIN IS 24MHZ AND USBCKI NOT USED 1: CLKIN IS 25MHZ AND USBCKI = 24/48MHZ (DFLT)
22	В3	RGMII2TXD1	ENABLE GPIOE PASS-THROUGH MODE 0: DISABLE 1: ENABLE PASS-THRU AT POWER ON (DFLT)
21	A2	RGMII2TXD0	ENABLE GPIOD PASS-THROUGH MODE 0: DISABLE 1: ENABLE PASS-THRU AT POWER ON (DFLT)
20	A2	GPIOZ6	Disable LPC to decode SuperIO0x2E/0x4E address 0: Enable address decoding(DFLT) 1: Disable address decoding
19	D7	RGMII1TXD3	ENABLE ACPI FUNCTION 0: DISABLE ACPI 1: ENABLE ACPI (DFLT)
18	W22	GPIOZ5	SELECT USBCKI INPUT FREQUENCY 0: 24MHZ
17	U21	GPIOZ4	ENABLE BMC 2ND BOOT WATCHDOG TIMER 0: DISABLE (DFLT 1: ENABLE TIMER START COUNTING AT POWER UP
16	E7	RGMII1TXD2	SUPER-IO CONFIGURATION ADDRESS SELECTION 0: DECODE 0X2E (DFLT) 1: DECODE 0X4E
15	AA20	GPIOS7	VGA CLASS CODE SELECTION 0: SELECT THE CLASS CODE FOR VIDEO DEVICE 1: SELECT THE CLASS CODE FOR VGA DEVICE (DFLT)
13	A5	RGMII1TXD1	SPI MODE SELECTION [13:12] (RELATED TO GPIOI(7:4]) OI: DISABLE SPI INTERFACE (DFLT) OI: ENABLE SPI MASTER
12	F9	RGMII1TXD0	10: ENABLE SPI MASTER AND SPI SLAVE TO AHB BRIDGE 11: ENABLE SPI PASS-THROUGH
07	B1	RGMII2TXCTL	DEFINE MAC2 INTERFACE 0: RMII/NCSI 1: RGMII (DFLT)
06	E9	RGMII1TXCTL	DFINE MAC1 INTERFACE 0: RMII/NCSI (DFLT) 1: RGMII
05	U20	GPIOS6	ENABLE DEICATED VGA BIOS ROM 0: NO VGA BIOS ROM, VGA BIOS IS MERGED IN THE SYSTEM BIOS (DFLT) 1: ENABLE DEDICATED VGA BIOS ROM
04	W20	GPIOS5	RESERVED (0)
03	R19	GPIOS4	VGA MEMORY SIZE [3:2] (ALONG WITH SOFT STRAP 2) 00: SELECT 8MB VGA MEMORY 01: SELECT 16MB VGA MEMORY (DFLT) 10: SELECT 32MB VGA MEMORY 11: SELECT 64MB VGA MEMORY
00	AB19	FWSPICS0#	DISABLE CPU BOOT 1: DISABLE CPU OPERATION, WHEN NO FIRMWARE EXIST


```
+3V_DUAL
                        +3V_DUAL
            QR422 1 2 4.7KOHM >>> BMC_UART_TXD5 [89]
         GND
   +3V_DUAL
            OR9212 1 OVENC2 4.7KOHM >>>> BMC_RGMII2TXD3 [89,91]
         GND
 OR277 1 (SRMC2 4.7KOHM ) BMC_RCMIZ7XD2 [8891]
   +3V_DUAL
         QR275 1 2 4.7KOHM >>> BMC_RGMII2TXD1 [89,91]
          GND
OR271 1 0/58MC 2 4.7KOHM >>> BMC_RGMIZTXD0 [88.91]
   +3V_DUAL
               | /X/BMC | /
   +3V_DUAL
       OR282 1 4.7KOHM BMC_RGMII1TXD2 [89]
```

































































D = Vout/Vin = 0.9/12 = 0.075


Iripple =1.5* \equiv (D*1-D) = 1.5* \equiv ((0.075)*(0.925)) = 0.395A


Title +0.9V VDDCR SOC S5
Size | Document Number


22D4-US Tuesday, October 02, 2018 ev A01

114 of

Sheet











CC	COMPRESSED IMAGE						
Title -	Title +5VSB						
Size	Document Number					Rev	
A3	22D4-US					A01	
Date:	Tuesday, October 02, 2018	Sheet	115	of	150		




















CC	IMPRESSED IMAGE					
Title -	+3.3V VDD					
Size A3	Document Number 22D4-US					Rev A01
Date:	Tuesday, October 02, 2018	Sheet	121	of	150	





Title +1.2V SATA
Size Document Number
A3 22D4-US Rev A01 Tuesday, October 02, 2018 Sheet 122 of 150



















VCORE Output Caps


GND





VSOC Output Caps














VDDIO Output Caps


Output capacitors (Placed at the BOT of VR output)
4 x 470uF (SP-CAP) replaced by 3 mOhm





	IMPRESSED IMAGE					
Title -	-VDDIO_Caps					
Size	Document Number					Rev
A3	22D4-US					A01
Date:	Tuesday, October 02, 2018	Sheet	132	of	150	







COMPRESSED
IMAGE
Title +VTTDDR AB
Size Document Number
A3 22D4-US

Tuesday, October 02, 2018


Rev A01

Sheet 134 of 150

























IPMB-2 J28 惠も笆传BOM 12008-00300200


















R143008 1 2 4.7KOHM DIMM_ERR_CH_B_DIMM1











9.6 inch

POWER HEATSINK CPU HOLE







PCIEx16 HOLE BM CARD hole Fiducial Mask









CPU PAD








Guide pin



Text Frame



COMPRESSED IMAGE								
Title	Screw Hole							
Size	Document Number					Rev		
A3	22D4-US					A01		
Date:	Tuonday October 02, 2019	Sheet	147	Ωf	150			

