Preliminary Research Presentation

A Bottom-to-Top Optimized Design of Compact Neural Readout

Presenter: Zhikai Huang 22.08.2022 Zurich


Zhikai Huang, M.Sc. ETH


- Research background
 - Analog front-end design
 - LNA (Inverter-stacking amplifier, Chopper-stabilized amplifier)
 - VGA/PGA
 - ADC (SAR ADC, Pipelined ADC)
 - Neuromorphic computing
 - Analog MAC
 - Event-based computing (spiking neural network)
 - Bioelectronics and biosensors
- The presentation is customized based on my background
- The ideas are immature, any thoughts and suggestions are welcome

Outline

- Background
- Proposal 1: improve the AFE-Embedded NS SAR
- ■Proposal 2: improve the analog-to-feature conversion
- **■**Conclusion


Importance of Compact Neural Readout






- Neural interface is important!
- Compactness is crucial in neural recording front-end
- Compact
 - Physically
 - Small area, low noise, low power, artifacts tolerance
 - Functionally
 - Machine learning function

Neural interface design challenge






- Conventional neural AFE faces significant challenges
- Physically compact
 - Front-end saturation
- Functionally compact
 - Excessive data rate
- Improvements are needed!


Outline

- ■Background
- Proposal 1: improve the AFE-Embedded NS SAR
- ■Proposal 2: improve the analog-to-feature conversion
- **■**Conclusion

New ADC-focused neural front-end




AFE-Embedded NS SAR for Neural Recording





- NS SAR with low OSR
- AFE-embedded architecture


- DAC mismatch and kT/C noise
 - 9 bit (5pF CDAC, 15fF Cu)
 - 15 fF unit capacitor
- Closed-loop opAmp



Improvement with ci-cell








- kT/C cancellation
- Amplifier improvement
 - Charge-domain preamplifier
 - PVT-Robust dynamic amplifier
- Mismatch calibration array
 - Calibration the CDAC
 - Calibration the gain
 - Ci-cell

Ref: Li ESSCIRC 2021

Outline

- ■Background
- Proposal 1: improve the AFE-Embedded NS SAR
- ■Proposal 2: improve the analog-to-feature conversion
- **■**Conclusion


Reduce the data rate to close the loop




- Local ML: Computing resources, e.g. memory
- Remote ML: Communication resources
- Data compression
 - Analog-to-feature converter

Genov 2022 **11**

AFE with △-Neural Recording with Data Compression



- AFE with data compression
- Problem
 - LFP information is lost




12

Ref: Kim 2019 TBioCAS

Solution: Sample and Average Circuits

PROPOSED : SAMPLE & AVERAGE FEEDBACK RESISTOR (SAFR)



- LP is sampled and averages
- LP prefiltering + SC resistor
- Digitized as CM artifact through direct sigma delta conversion


Ref: Rothe 2020 VLSI

Outline

- ■Background
- ■Proposal 1: improve the artifact tolerance
- ■Proposal 2: relax the data rate burden
- Conclusion

Conclusion:

- NS SAR for direct neural recording
 - Mismatch, gain calibration
 - Better area and power efficiency
- Analog-to-feature conversion embedded in SoC
 - Before digitalizing, analog to feature conversion can firstly be done to reduce the data rate




Thanks for your attention!

I am ready for any questions.

AND

Your Suggestions!

Noise-shaping SAR in neural front-end




- Can be noise-shaped
 - Quantization noise
 - Comparator noise
- Can not be noise-shaped
 - Sampling Kt/C noise
 - Loop filter noise
- Additional gain stage is required.
- Reuse the IA!

Cascade of Integrators with feed-forward (CIFF)

Oversampling + Residue Integration

□ D_O = ADC [V_I + <u>Integrated Residue</u>]
□ Residue = V_I - D_O Digitize "total remaining signal" along with input signal


Sample	V ₁ [n]	Integrated Residue	V _I [n] + Inte. Res.	Do [n]	Residue [n]
1	5.2	0	5.2	5	0.2
2	5.2	0.2	5.4	5	0.2
3	5.2	0.4	5.6	6	-0.8
4	5.2	-0.4	4.8	5	0.2
5	5.2	-0.2	5.0	5	0.2
Avg.	5.2			5.2	



Error feedback (EF)




Sample	V _I [n]	Residue [n-1]	$V_I' = V_I [n] +$ Residue [n-1]	D _o [n]	Residue [n] (= V _I '-D ₀)
1	5.2	0	5.2	5	0.2
2	5.2	0.2	5.4	5	0.4
3	5.2	0.4	5.6	6	-0.4
4	5.2	-0.4	4.8	5	-0.2
5	5.2	-0.2	5	5	0
Avg.	5.2			5.2	



EF CIFF comparsion

	CIFF	EF	
Oversampling with	Residue integration	Residue compensation	
Filter	L(z): IIR filter (integrator)	H(z): FIR filter	
NTF	1 / (1+L(z))	1 - H(z)	
$Q_E \times NTF \rightarrow 0$	$L(z) \rightarrow \infty$	H(z) → 1	
Circuit Requirement	Gain stage	Accurate coefficient	
PVT Variation	Less sensitive (gain variation)	Sensitive (coefficient variation)	
Design Consideration	Sufficient gain	Coefficient control	


DSM vs NS SAR



- ☐ However, Noise-Shaping SAR
 - Successive approximation $(F_s \downarrow) + Noise shaping (OSR \uparrow)$
 - Effective signal bandwidth = F_s / (2 x OSR) \rightarrow **VERY SLOW**



Input referred sampling noise



Multi-input comparator

