

*Preliminary Research Presentation*

# A Bottom-to-Top Optimized Design of Compact Neural Readout

Presenter: Zhikai Huang  
22.08.2022 Zurich



- Research background
  - Analog front-end design
    - LNA (Inverter-stacking amplifier, Chopper-stabilized amplifier)
    - VGA/PGA
    - ADC (SAR ADC, Pipelined ADC)
  - Neuromorphic computing
    - Analog MAC
    - Event-based computing (spiking neural network)
  - Bioelectronics and biosensors
- The presentation is customized based on my background
- The ideas are immature, any thoughts and suggestions are welcome

# Outline

## ■ Background


- Proposal 1: improve the AFE-Embedded NS SAR
- Proposal 2: improve the analog-to-feature conversion
- Conclusion

# Importance of Compact Neural Readout



- Neural interface is important!
- Compactness is crucial in neural recording front-end
- Compact
  - Physically
    - Small area, low noise, low power, artifacts tolerance
  - Functionally
    - Machine learning function

# Neural interface design challenge




- Conventional neural AFE faces significant challenges
- Physically compact
  - Front-end saturation
- Functionally compact
  - Excessive data rate
- Improvements are needed!


# Outline

- Background
- Proposal 1: improve the AFE-Embedded NS SAR
- Proposal 2: improve the analog-to-feature conversion
- Conclusion

# New ADC-focused neural front-end




- Signal conditioning
- Medium resolution ADC




- No signal conditioning
- High DR/SNDR ADC

# AFE-Embedded NS SAR for Neural Recording






- NS SAR with low OSR
- AFE-embedded architecture

- DAC mismatch and  $kT/C$  noise
  - 9 bit (5pF CDAC, 15fF Cu)
  - 15 fF unit capacitor
- Closed-loop opAmp





# Improvement with ci-cell




- kT/C cancellation
- Amplifier improvement
  - Charge-domain preamplifier
  - PVT-Robust dynamic amplifier
- Mismatch calibration array
  - Calibration the CDAC
  - Calibration the gain
  - Ci-cell


# Outline

- Background
- Proposal 1: improve the AFE-Embedded NS SAR
- Proposal 2: improve the analog-to-feature conversion
- Conclusion

# Reduce the data rate to close the loop




*R. Pazhouhandeh, et. al. ISSCC 19*




*M. ElAnsary, et. al., ISSCC 21*

- Local ML: Computing resources, e.g. memory
- Remote ML: Communication resources
- Data compression
  - Analog-to-feature converter

# AFE with $\Delta$ -Neural Recording with Data Compression




- AFE with data compression
- Problem
  - LFP information is lost



# Solution: Sample and Average Circuits

## PROPOSED : SAMPLE & AVERAGE FEEDBACK RESISTOR (SAFR)



- LP is sampled and averages
- LP prefiltering + SC resistor
- Digitized as CM artifact through direct sigma delta conversion

# Outline

- Background
- Proposal 1: improve the artifact tolerance
- Proposal 2: relax the data rate burden
- Conclusion

# Conclusion:

- NS SAR for direct neural recording
  - Mismatch, gain calibration
  - Better area and power efficiency
- Analog-to-feature conversion embedded in SoC
  - Before digitalizing, analog to feature conversion can firstly be done to reduce the data rate

## Better neural readout

Circuit elements,  
e.g. PVT robust amp,  
offset-tolerant ci-cell



Direct  
Conversion ADC



SoC solution  
e.g. AFC

# *Thanks for your attention!*


I am ready for any questions.

AND

Your Suggestions!



# Noise-shaping SAR in neural front-end



- Can be noise-shaped
  - Quantization noise
  - Comparator noise
- Can not be noise-shaped
  - Sampling  $kT/C$  noise
  - Loop filter noise
- Additional gain stage is required.
- Reuse the IA!


# Cascade of Integrators with feed-forward (CIFF)

## Oversampling + Residue Integration

- $D_o = \text{ADC} [ V_I + \text{Integrated Residue} ]$
  - $\text{Residue} = V_I - D_o$
- Digitize "total remaining signal" along with input signal

Sample	$V_I [n]$	Integrated Residue	$V_I [n] + \text{Inte. Res.}$	$D_o [n]$	Residue $[n]$
1	5.2	0	5.2	5	0.2
2	5.2	0.2	5.4	5	0.2
3	5.2	0.4	5.6	6	-0.8
4	5.2	-0.4	4.8	5	0.2
5	5.2	-0.2	5.0	5	0.2
Avg.	5.2			5.2	

Total Residue = 0




# Error feedback (EF)

- $D_o = \text{ADC} [V_I' (=V_I + \text{Previous Residue})]$
  - $\text{Residue} = V_I' - D_o$
- } Recycle previous "remaining signal" into input signal

Sample	$V_I [n]$	Residue [n-1]	$V_I' = V_I [n] + \text{Residue [n-1]}$	$D_o [n]$	Residue [n] (= $V_I' - D_o$ )
1	5.2	0	5.2	5	0.2
2	5.2	0.2	5.4	5	0.4
3	5.2	0.4	5.6	6	-0.4
4	5.2	-0.4	4.8	5	-0.2
5	5.2	-0.2	5	5	0
Avg.	5.2			5.2	


Latest Residue=0



# EF CIFF comparsion

	CIFF	EF
<b>Oversampling with</b>	Residue integration	Residue compensation
<b>Filter</b>	$L(z)$ : IIR filter (integrator)	$H(z)$ : FIR filter
<b>NTF</b>	$1 / (1+L(z))$	$1 - H(z)$
<b><math>Q_E \times \text{NTF} \rightarrow 0</math></b>	$L(z) \rightarrow \infty$	$H(z) \rightarrow 1$
<b>Circuit Requirement</b>	Gain stage	Accurate coefficient
<b>PVT Variation</b>	<b>Less sensitive</b> (gain variation)	<b>Sensitive</b> (coefficient variation)
<b>Design Consideration</b>	Sufficient gain	Coefficient control

# DSM vs NS SAR



□ However, Noise-Shaping SAR

- Successive approximation ( $F_s \downarrow$ ) + Noise shaping ( $OSR \uparrow$ )
- Effective signal bandwidth =  $F_s / (2 \times OSR) \rightarrow$  **VERY SLOW**




# Input referred sampling noise

$$\frac{C_{\text{TOTAL}}}{C_{\text{DAC}}} \frac{kT}{C_{\text{DAC}}} + \frac{kT}{C_{\text{SERIES}}}$$

- $C_{\text{TOTAL}} = C_{\text{DAC}} + C_{\text{RES}}$
- $C_{\text{SERIES}} = C_{\text{DAC}} \times C_{\text{RES}} / C_{\text{TOTAL}}$

**4x noise power**  
if  $C_{\text{RES}} = C_{\text{DAC}}$



# Multi-input comparator

