


R-type Instructions – ADD Instruction




if MEM[PC] == ADD rd rs rt
 $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$
 $PC \leftarrow PC + 4$


0	rs	rt	rd	0	ADD
6-bit	5-bit	5-bit	5-bit	5-bit	6-bit

ADD rd, rs, rt

I-type Instructions - ADDI Instruction




if MEM[PC] == ADDI rt rs immediate
 $GPR[rt] \leftarrow GPR[rs] + \text{sign-extend}(\text{imm})$
 $PC \leftarrow PC + 4$



ADDI rt, rs, immediate

I-type Instructions - LW Instruction




if $\text{MEM}[\text{PC}] = \text{LW rt offset}_{16}(\text{base})$
 $\text{Addr} = \text{sign-extend}(\text{offset}) + \text{GPR}[\text{base}]$
 $\text{GPR}[\text{rt}] \leftarrow \text{MEM}[\text{Addr}]$
 $\text{PC} \leftarrow \text{PC} + 4$

LW	rs	rt	offset
6-bit	5-bit	5-bit	16-bit

LW rt, offset(rs)

I-type Instructions - SW Instruction




if $\text{MEM}[\text{PC}] = \text{SW rt offset}_{16}(\text{base})$
 $\text{Addr} = \text{sign-extend}(\text{offset}) + \text{GPR}[\text{base}]$
 $\text{MEM}[\text{Addr}] \leftarrow \text{GPR}[\text{rt}]$
 $\text{PC} \leftarrow \text{PC} + 4$

SW	rs	rt	offset
6-bit	5-bit	5-bit	16-bit

SW rt, offset(rs)

I-type Instructions - Branch Instructions




BEQ
(BEQ R3, R1, displace)
1. IF
2. ID/RF
3. EX(compare)
4. Potentially
Update PC = PC+disp

if $\text{MEM}[\text{PC}] == \text{BEQ } rs \text{ } rt \text{ } \text{immediate}_{16}$
 $\text{target} = \text{PC} + 4 + \text{sign-extend}(\text{immediate}) \times 4$
 if $(\text{GPR}[rs] == \text{GPR}[rt])$ $\text{PC} \leftarrow \text{target}$
 else $\text{PC} \leftarrow \text{PC} + 4$

BEQ	rs	rt	immediate
6-bit	5-bit	5-bit	16-bit

BEQ rs, rt, immediate

J-type Instructions - Jump Instructions



if $\text{MEM}[\text{PC}] = J \text{ immediate}_{26}$
 $\text{target} = \{ \text{PC}[31:28], \text{immediate}_{26}, 2'b00 \}$
 $\text{PC} \leftarrow \text{target}$

J	immediate
6-bit	26-bit

J immediate