CS 16/ H/W 2 Xia Hua 862118335

- 1. a. this instruction can reference to blocks about:

  ① I cache / Reg D st
  ② Register File
  ③ ALU Src
  - @ MEM Read
  - 5 mite data to registers

b, add a mux for Rt (20-16) for serond soure

C. we need to add a signal, to control MUX.

2 (a). Because latercy for I-men is greater than Add, so the clock is 200 ps.

(b) 260ps+ 15ps+ 10ps+ 70=295ps

(c) 200pst 90ps + 20pst 90ps = 400 ps.

3. a. by combine the Lw and Sw instructions
25% + 10%=35%

b. the instruction needs

Addit beg + In tsw
= 20% + 25% + 25% + 10% = 80%

4. a. sign-extend for output!

0000 0000 0000 0000 0000 0000 0001 0108

Shift-left-Z for output!

0001 1000 1000 0000 0008 0101 0000

b. ALU OP[1-0]: 00

Instruction [5-0]: 0001 0100 (20)

C. the new PC address is (PC+4)

C. the new PC address; S(PC+4)

d. WrRey MUX: 2 or 0 (ReyDst:x)
ALV MUX: 0001 0100 (20)

MEM ALV MVX: X

BRANCH MUX: PC+4

JUMP MUX: PC+4

e. ALU: -3,000 | 2100 (20) Add CPC+++): PC, 4 Add (Branch)! PC+4, 01010000 (30) J: Redd Reg1: 00011(3) Read Reg 2: 00010(2) Write Register: X/? Write Data: X/? Reg Write: 0 5. We need to modify for the state machine in the picture: the instruction fetch linstruction decade kaps the same In the execution process: In the Wife-back: ] White-back step! Exeution. / ALU SrcA = ALU SICB = 10 ALU Op = 00