

FOSS FPGA


Martin Hubáček

@hubmartin 


martinhubacek.cz

youtube.com/hubmartin 

$$Q = I_0 \ \& \ I_1 \ \& \ I_2 \ \& \ I_3$$



Combinatorial logic



I0 - I3	Q
0000	0
0001	0
0010	0
0011	0
0100	0
0101	0
0110	0
0111	0


I0 - I3	Q
1000	0
1001	0
1010	0
1011	0
1100	0
1101	0
1110	0
1111	1

$Q = I_0 \ \& \ I_1 \ \& \ I_2 \ \& \ I_3$

```
if(Q != Q_previous)
{ ... }
```

$Q_previous = Q$

Sequential logic



Register


Memory

Counter

FPGA fabric

IO, BRAM, PLL, DSP

Hard-core/Soft-core peripherals or CPUs



Official tools

Xilinx Vivado (ISE WebPACK)

Intel Quartus (Altera)

Lattice Diamond

Quartus Prime Lite Edition - /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky - blinky

File Edit View Project Assignments Processing Tools Window Help

Search altera.co...

Project Navigator Hierarchy

- Cyclone 10 LP: 10CL025YU256C8G
 - blinky
 - pll:myPLL
 - lvs:my_lvds
 - uart:my_uart
 - ram:ram_inst
 - rom:rom_inst

Tasks Compilation

Task
Compile Design
Analysis & Synthesis
Fitter (Place & Route)
Assembler (Generate program...
Timing Analysis
EDA Netlist Writer

blinky.v

```
70
71
72 wire sdram_ctrl_busy;
73
74 assign MEM_CLK = clk_mem_100;
75
76 sdram_controller sdram_controller1 (
77 // HOST INTERFACE
78 .wr_addr      (sdram_wr_addr),
79 .wr_data      (sdram_wr_data),
80 .wr_enable    (sdram_ctrl_wr_enable),
81 .rd_addr      (sdram_rd_addr),
82 .rd_data      (sdram_rd_data),
83 .rd_ready     (sdram_ctrl_rd_ready),
84 .rd_enable    (sdram_ctrl_rd_enable),
85
86 .busy         (sdram_ctrl_busy),
87 .rst_n        (button),
88 .clk          (clk_mem_100),
89
90 // SDRAM SIDE
91 .addr         (A),
92 .bank_addr    (BA),
93
```

Compilation Report - blinky

267
268

IP Catalog

- Installed IP
 - Project Directory
 - System
 - Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Memory Interfaces and C
 - Processors and Periphera
 - University Program

Search for Partner IP

+ Add...

All Find... Find Next

Type ID Message

- Running Quartus Prime EDA Netlist Writer
- Command: quartus_eda --read_settings_files=off --write_settings_files=off blinky -c blinky
- 204019 Generated file blinky.vo in folder "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/simulation/modelsim/" for EDA simulation tool
- Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
- 293000 Quartus Prime Full Compilation was successful. 0 errors, 102 warnings

System Processing (198)

Ln 25 Col 1 Verilog HDL File 100% 00:00:30

Pin Planner - /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky - blinky

File Edit View Processing Tools Window Help

Search altera.co...

Report

Pin Resource Reports

I/O Banks

1

2

3

4

5

6

7

8

VREF Groups

Groups

Report

Tasks

Early Pin Planning

Early Pin Planning...

Run I/O Assignment Analysis

Export Pin Assignments...

Pin Finder...

Highlight Pins

I/O Banks

VREF Groups

Edges

Top View - Wire Bond

Cyclone 10 LP - 10CL025YU256C8G

Pin Legend

Symbol

Pin Type

User I/O

User assigned...

Fitter assigne...

Unbonded pad

Reserved pin

Other configu...

DIFF_n

DIFF_p

DIFF_n output

DIFF_p output

CLK_n

CLK_p

Other dual pu...

MSEL0

MSEL1

MSEL2

CONF_DONE

nCE

nCONFIG

TDI

TCK

TMS


TDO

Named: *

Edit: X

Filter: Pins: all

0% 00:00:00



Chip Planner - /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky - blinky

File Edit View Tools Window Help

Search altera.co...

Report

Tasks

Coordinate: (26, 16)

Editing Mode: ECO - 10CL025YU256C8G

Node Properties

Selected elements: ~4

Properties/Modes

Full Name

Coordinate

Register

Combinational

Properties

Fan-In

Fan-out

Values

(25, 16)

blinky[rom_address[3]

Console

History

tcl>

Timing

Located Objects

Locate ...

Layers Settings

Color Legend

Official tools negatives

Complex many gigabyte tools

License installations

Non-effective IPs

Highest FPGA lines needs licenses




*\$\$\$

Generic low-cost FPGA boards

Altera MAX2 + JTAG \$10

Altera Cyclone II + \$15




Lattice IceStick \$25



Lattice MachXO2 (FLASH) \$30



Cyclone III / IV / V



Intel (Altera) CYC1000 / MAX \$40

How to reverse engineer an FPGA?

No details of programming internal logic and bitstream

Compare small gradual code changes (change > synthesize > compare bitstream)

Fuzzing

“de-synthethis”

FOSS FPGA chips/boards

IceStorm - iCE40 (ICE40, 8k, 128kb, PLL)

- [TinyFPGA BX](#) \$38
- [iCEBreaker](#)
- [Glasgow](#)
- Olimex iCE40HX8K-EVB
- ICOboard (Rpi HAT) [OpenTechLab YouTube](#)
- [Alhambra](#) (Arduino footprint)




Trellis - ECP5

(85k, 3.7Mb BRAM, 156 18x18 DSPs, 5Gbps SERDES)

- TinyFPGA EX
- ULX3S

X-Ray - Xilinx 7-series




Source code


Synthesis

Place&Route

Bitstream gen.



Icestudio



Demo 01 - Icestudio

APIO

Apio is a multiplatform toolbox, with static pre-built packages, project configuration tools and easy command interface to verify, synthesize, simulate and upload your verilog designs.

```
pip install apio==0.4.0b5 tinyprog
```


```
apio install system scones icestorm iverilog
```

```
apio drivers --serial-enable
```

```
apio [build|sim|upload]
```



ATOM IDE





Demo 02 - APIO

WS2812B Module

Digital RGB(W) LED strips

Single wire, precise timing



Demo 03 - WS2812B

Simulation

Testbench (*_tb.v)

Test each module

Icarus Verilog - simulation and synthesis tool (iverilog)

Gtkview - Waveform view

Verilator - Compile Verilog to C++

EDA Playground <https://www.edaplayground.com/x/2bRW>

Demo 04 - Simulation

PicoSOC


Soft-core RISC-V

When is soft-core useful

Compilation is faster than synthetis


Riscv-none-embed-gcc toolchain

Custom peripherals



```
$ xpm install --global @xpack-dev-tools/riscv-none-embed-gcc@latest
```

Two PicoSOCs place&route



<https://twitter.com/q3k/status/1024623710165237760>


Demo 05 - RISC-V

Migen, Litex


Migen, nMigen - python nástroj pro generování komplexního hardware

Nekompiluje python, pomáhá tvořit HDL kód


LiteX - LiteX is a MiSoC-based SoC builder using Migen as Python DSL that can be used to create SoCs and full FPGA designs.



HDMI2USB.tv



Inside the FPGA...



Future

SERDES 5G

Partial reconfiguration

Glasgow

...



AT&T HACKATHON

22.-23.11.2019

TECHNOLOGIES FOR THE FUTURE


- Smart Village
- Smart Factory
- Smart Office
- Device, Grid & Infrastructure security

24 hour marathon for developers, coders, geeks and enthusiasts who have great ideas, want to broaden them and bring innovative solutions.

PRIZE MONEY: USD 4,000 | USD 2,000 | USD 1,000

Registrace zdarma
\$7000 Prize money
22.-23.listopad
Brněnské výstaviště E

<https://www.hackathons.cz/>



AT&T HACKATHON

22.-23.11.2019






HWDEV Podcast

Hardware Development Podcast se zaměřuje na zajímavá témata z oblasti vývoje, výroby a ožiování elektroniky.

<https://soundcloud.com/hwdevpodcast>

Top played tracks

All time

1		#1 Vývoj hardware není nákup rohlíku	1,763
2		#6 IoT sítě Sigfox, LoRa a NB-IoT	1,576
3		#3 Žádné kecy, dnes pájíme v peci!	960
4		#2 Bez měření není vědění	952
5		#4 Low Power	799
6		#9 Digitrony	781
7		#7 RTOSy, plánovače, tasky	779
8		#8 Elektronická odysea	700
9		#5 Distribuce křemíku	697



HWDEV Podcast

Hardware Development Podcast se zaměřuje na zajímavá témata z oblasti vývoje, výroby a ožívání elektroniky.

<https://soundcloud.com/hwdevpodcast>



@hubmartin 

martinhubacek.cz

www.youtube.com/hubmartin 