


1. Applications

Linear Equations Solving by:


**Pivoting**  
 $O = 2n^3$   
 Gauss elim.  
 $O = \frac{2}{3}n^3$   
 Gradient Descent  
 $O = 2n^2$  per iter  $x(t+1) = A^{-1}x(t) + b^1$

Performance of computers is measured by number of instructions: Solve sig dense lin. eqn sys.


2. Basics of Digital Logic



3. Basics of Computer Architecture



Exec of single instr: 1. Instr. Fetch, 2. Instr. Decode, 3. Operand Fetch, 4. Execute, 5. Write Back



Acc

Reg

Stack

**Acc**  
 + simple impl.  
 + low mem traffic  
 - high mem traffic  
 - Variable instr len.

**Reg**  
 + good perf.  
 + low mem traffic  
 - complicated SW (req. alloc.)  
 - no random access

**Stack**  
 + Good model for SW  
 + short ins  
 + simple except. handle  
 - no random access  
 - performance

Non Neumann

Harvard




**Performance Measurement**  
 + single bus  
 + optimum prog/data allocation  
 - performance  
 + performance  
 - 2 bus  
 - sub-opt mem. alloc.

**MFLOP** - flops point ops / s  
**MIPS** - Mio int ops / s  
**MOPS** - Mio ops / s  
**SPEC** - Standard perf eval corp. (int / fp)  
**Wattstone** - synth benchmark  
**Dhrystone** - like Wattstone w/o float  
**Trends** - Moore law / Transistor P. div / clock / performance

4. Cache & Virtual Memory

Leverage Temporal & Spatial locality



**Victim Strategy**: Block has to be replaced  
 LRU - least recently used  
 Random - as good as LRU for large caches  
 Write Back: W data to B, set dirty, is written to main mem on B replace  
 Through: W to B & memory, CPU stall, always consistent, can be accelerated by TBO

**Swapping**  
 Invalidate B if main memory changed  
 VM - Security, large RAM, Swap to disk  
 - needs MMU and PT

5. Pipelining

Maximize Use of computation units  
 IF ID OF EX WB  
 IF ID OF EX WB  
 IF ID OF EX WB

**Speedup**  $k$ : num stages  $U$ : num instructions  
 $T_i$ : time for stage  $i$   $T_a$ : add. delay  
 $T = T_a + \max T_i$   
 Max Speedup  $S_u = \frac{U \cdot T_i}{T}$  Efficiency  $\eta = \frac{U}{k+U-1}$   
 Max freq.  $f = \frac{1}{T}$  Max throughput  $w = \frac{U}{T} = \frac{U}{T_a + \max T_i}$

Hazards

**Control**: instr. flow unknown bcs conditional instr  
 -> stall or execute speculatively  
**Structural**: Resource busy  
 -> stall or duplicate resource  
**Data**: RAW (read after write), overwrite sth  
 WAW (write after write), write after read  
 -> stall or bypass  
**Branch Prediction** Helps with pred control hazards  
 - static/dynamic: either at compile time (S) or the CPU decides (d)  
 - tournament BP: predictor for the predictor  
 - branch delay spot: insert insns that are executed anyway


Cach distribution is important -> same len, diff len

6. Vector Processors

Operates on vectors instead of scalars.

Ops: sqrt, sum, min, max, VADD, SADD, VMUL, ...  
 Bit vector mask select src/dst on write, compare, expand

**Register-Machine**  
 - fast  
 - less splitting  
 - expensive




**Mem interleaving**: Separate memories in banks to be accessed in parallel

# Parallel Processing Basics

**Advantages**  
Performance, lower cost, size, weight, modular, scalable




**Parameters**  
Prtf, cost, EIU, programming model, Power, space, maintenance, ...



**Speedup**  
Optimal speedup often not achieved because  
- Serial part of code (Amdahl)  
- Sync & coordinate  
- Distribution of conf.

**Structuralization**  
Attention: Deadlocks  
Sol: counter, HW synch

## Parallel Programming Models



- Simple**
  - + data parallel s.a. analyzing
  - conditionals
  - data dependent
- good for < 32 pcc.**
- single sync & programming**
- bad scalability**
- data consistency**
- Scalable**
  - + MPI programming standard
  - + local communication
  - + lots of HW
- simple**
  - + can via ethernet
  - + flexible
  - slow for tasks with intense com.
- very high performance for comm.**
- simple HW**
- no local comm**
- not widely used**

## Parallel Processing Performance

**Speedup**  

$$S(p) = \frac{T_1}{T_p} = \frac{t_s + t_p}{t_s + \frac{t_p}{p} + p \cdot t_c}$$
 where:  $t_s$ : serial part,  $t_p$ : parallel part,  $t_c$ : communication

**Efficiency**  

$$E(p) = \frac{S(p)}{p} = \frac{1}{1 + \frac{t_p}{p \cdot t_c} + t_c}$$

**Performance**  

$$P(p) = \frac{\#FP\ inst.}{T(p)} = S(p) \cdot \frac{\#FP\ inst.}{T(1)} = S(p) \cdot P(1)$$

**Max Speedup**  

$$S(p) \rightarrow p = \sqrt{\frac{t_p}{t_c}}$$

**Factors**  

$$S_0$$
: serial time,  $u_0$ : parallelism,  $c_0$ : issue per task (+ granularity)  
 $CPI$ : clock per issue,  $t_0$ : clk period,  $u_0/M$ : send/receive # issues  
 $b_0$ : data / task,  $B$ : bandwidth

**Exec time**  

$$P = \frac{\# issue}{t_e} = \frac{S_0 + C_0 u_0}{(S_0 + C_0) CPI t_0} = \frac{1}{CPI t_0}$$

**Latency**  

$$W_0 = N$$
 (# order of Mtx)  $C_0 = 2n$

**Communication**  

$$t_{com} = \frac{u_0 b_0}{B}$$
  $t_{calc} = \frac{u_0 C_0 CPI t_0}{p}$

**Power**  

$$P_{max} : t_{calc} = t_{com} \rightarrow P_{max} = \frac{B}{C_0 CPI t_0}$$

Non-optimal speedup if  $u_0$  (parallel tasks) close to or smaller than  $p$  (# processors). Can't assign fraction of task to PE.  
 → distribution loss

**LAN/SAN**: local / System Area Network  
 Properties: BW, latency, topology, scalability  
 Performance: Min/Mix/Max latency, BW, scalability  
 Bidirectional BW: min BW between 2 nodes of net, often  $\frac{BW}{2}$

**Switch based**  
 store-forward, cut-through, unidirectional, bidirectional  
 Routing: Data in packets with header for routing info  
 STC based: pkt source tells how to route  
 dst: + simple SW HW + simple routing  
 + STC must not know topology  
 - no multicast  
 - STC must know the entire net  
 - complex routers

**Problems:**  
 Deadlocks, fault handling

**Topologies**

**1-Dimensional mesh**

```

    graph LR
        1D[1D] --- 2D[2D]
        2D --- 3D[3D]
    
```

**2-Dimensional mesh**

```

    graph LR
        2D[2D] --- 3D[3D]
    
```

**3-Dimensional mesh**

```

    graph LR
        3D[3D]
    
```

**4-Dimensional mesh**

```

    graph LR
        4D[4D]
    
```

**Star**

```

    graph LR
        Star[Star]
    
```

**Ring**

```

    graph LR
        Ring[Ring]
    
```

**Tree**

```

    graph LR
        Tree[Tree]
    
```

**Bus**

```

    graph LR
        Bus[Bus]
    
```

**Hybrid**

```

    graph LR
        Hybrid[Hybrid]
    
```

**Mesh**

```

    graph LR
        Mesh[Mesh]
    
```

**Other**

```

    graph LR
        Other[Other]
    
```

Performance: too or more links slow switch.

**Problems:**  
 Deadlocks, fault handling

**Topologies**

**1-Dimensional mesh**

```

    graph LR
        1D[1D] --- 2D[2D]
        2D --- 3D[3D]
    
```

**2-Dimensional mesh**

```

    graph LR
        2D[2D] --- 3D[3D]
    
```

**3-Dimensional mesh**

```

    graph LR
        3D[3D]
    
```

**4-Dimensional mesh**

```

    graph LR
        4D[4D]
    
```

**Star**

```

    graph LR
        Star[Star]
    
```

**Ring**

```

    graph LR
        Ring[Ring]
    
```

**Tree**

```

    graph LR
        Tree[Tree]
    
```

**Bus**

```

    graph LR
        Bus[Bus]
    
```

**Hybrid**

```

    graph LR
        Hybrid[Hybrid]
    
```

**Mesh**

```

    graph LR
        Mesh[Mesh]
    
```

**Other**


```

    graph LR
        Other[Other]
    
```

Performance: too or more links slow switch.



# Hypercube



- + no site in
- + latency scale w site
- + BW scale w site
- + cost scale w site
- + multi paths
- + simple multicast
- BW not scale
- Dead lock prev
- size incr in large sites
- long cables
- trade off w size

# Bus




- + low cost
- + fast stable latency
- + small step incr
- + fast simple broadcast
- BW not scale
- limited to short subsec
- single point of fail
- limited size


# MultiStage



- + no site in
- + latency scale
- + BW scale
- + no deadlocks
- + fast simple broad
- cost x scale
- long cables
- every 8th point
- large step incr



# Omega/Shuffle



- + no site in
- + lat scale w site
- + BW scale w site
- + no deadlocks
- + fast simple broad
- cost scale with size
- long cables
- every 8th point
- large step incr

Scales with size	Cost		Latency		Bandwidth		No site limit		No deadlocks		Fast+Simple Multicast		Short cables		No single point of failure		Small step increments		Multi path to hosts		No under-size trouble	
	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Mesah	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Brus	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
h-Ring	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Tree	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Fat tree	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Fully connected	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Hypercube	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Bus	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MultiStage	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Omega/Shuffle	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

# A3. Fehlerredundanz Computerarchitektur

## Fehlerredundanz

Bewertung: Redundanz liefert keine oder klar ungenutzte Daten  
Byzantine: - " - liefert falsche, plausible Daten

## Messages

OM (oral): können gefälscht werden, einfach implementiert  
SH (signed): nicht fälschbar oder unterprüfbar