{"payload":{"header_redesign_enabled":false,"results":[{"id":"464853976","archived":false,"color":"#DAE1C2","followers":676,"has_funding_file":true,"hl_name":"hughperkins/VeriGPU","hl_trunc_description":"OpenSource GPU, in Verilog, loosely based on RISC-V ISA","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":464853976,"name":"VeriGPU","owner_id":123560,"owner_login":"hughperkins","updated_at":"2024-06-21T06:08:02.923Z","has_issues":true}},"sponsorable":false,"topics":["machine-learning","gpu","verification","verilog","gpu-acceleration","hardware-designs","risc-v","asic-design","risc-v-assembly"],"type":"Public","help_wanted_issues_count":1,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahughperkins%252FVeriGPU%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/hughperkins/VeriGPU/star":{"post":"3x-AMKZqiWn2RzCYGiZ4Ae4SW2cXjlj-mLn4oXaRZDTu7_xk0ffFyOF_jjfcXIg0rPdJ5KdNPmRUL-0eCQI-Ww"},"/hughperkins/VeriGPU/unstar":{"post":"nkCSJ2NJ3Taj03Wrf9IzA_RzZxPO8UDMmCxwL_KlSQjCuUUTeU3FcL5QAE5e5LDN33ff9wK8IL9NG5KZinYyPg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"rofO21ouu-xp61h1oJbyUdvqO6pFEdkd981HEGm96D9q2MVkOhKtqHbVkaf9GXzGwrLpd_llbThcPavFUKZZIw"}}},"title":"Repository search results"}