
baseline i-j-k (VmHWM)
i-k-j (loop reordering) (VmHWM)
blocked i-k-j (tile 96) (VmHWM)
$24n^2$ bytes (three matrices)
peak resident memory (MiB)
10^3
10^2
10^1
10^0
10^2
10^3
matrix size n