CSSE2010/CSSE7201 - Introduction to Computer Systems Semester One, 2019

Lab 4 Preparation Task

You should complete three circuit schematic diagrams as listed below before your Monday/Tuesday/Wednesday lab session in week 3 of semester (**Monday 11 March to Wednesday 13 March**). You should consult the device pinout information on Blackboard. You will be constructing these circuits during the prac session.

Circuit 1

Draw a circuit schematic diagram for a 2-to-1 multiplexer that uses only 2-input NAND gates. The data inputs should be connected to push buttons. The select input should be connected to a switch. The output should be connected to an LED.

Circuit 2


Draw a circuit schematic diagram for a 2-to-4 decoder - using whichever logic gates you prefer (from those available in the CSSE2010/CSSE7201 lab). The two inputs should be connected to switches. The outputs should be connected to LEDs.

A 2-to-4 decoder has the following truth table (labelling inputs A1, A0 and outputs X0, X1, X2, X3):


A1	A0	X0	X1	X2	Х3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Circuit 3


Using a 74HCT04, 74HCT157 and a 74HCT283, draw a circuit schematic diagram for a circuit which can act as a 4-bit two's complement adder or subtractor. The output (4-bits from the 74HCT283, which should be shown on LEDs) will have the value A+B or A-B (where A and B are the 4-bit inputs which are taken from switches). A push button input (M, mode) will determine whether the circuit performs addition or subtraction - if the value is 0, addition will be performed; if the value is 1, subtraction will be performed by calculating A+(-B). The circuit is similar to that shown in lecture 4 (Wednesday 6 March) except the selection of the "B" input bits as B or not(B) is to be performed using multiplexers instead of XOR gates. (The 74HCT157 is a quad 2-to-1 multiplexer with a shared select input.) The carry output should be shown on a LED also.



Circuit 2




A1	A0	X0	X1	X2	Х3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1





 $X_1 = \overline{A_1} A_0$

Power

76HCTO4) Vec: Pin 14 76HCTO8 SGND! Pin 7







Circuit 3 - 4-bit adder/subtractor (2's comp) S4 = A4 + B4 Addition 0 Su=Au + (-B) Subtraction = A4 + B+1 This is onr IO +1 for the Toboard Subtraction 3 Ao 14 A 2 A 3 Bo>29 Bo Y 7 g, B2 31 I2 4 2 BZ B₃ > \widehat{L}_3 ß3 u2 7LIHCT283 Y3 | 6 75 Power 74HCTO4 3 and: Pin 7 74HCTI57 } Vec: Pin 16 UI THICT283 & and: Pin 8 74HCT157

