CSSE2010 / CSSE7201 – Introduction to Computer Systems Answers to Exercises – Week Four Shift Registers and State Machines

Answers

Some of the questions below are taken from or based on questions in Tanenbaum, Structured Computer Organisation, 5th edition.

1. Draw the logic diagram for a 3-bit synchronous counter which counts backwards (111→110→101→100→011→010→001→000→111→...). Hint: Start by writing down a truth table of current value and next value as done in the lecture for the 2-bit synchronous counter.

Current Value			Next Value		
Q2	Q1	Q0	D2 D1 I		D0
0	0	0	1	1	1
0	0	1	0	0	0
0	1	0	0	0	1
0	1	1	0	1	0
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0


$$D0 = \overline{Q0}$$

$$D1 = \overline{Q0}.\overline{Q1} + Q0.Q1 = Q1 \oplus \overline{Q0}$$

$$D2 = \overline{Q0}.\overline{Q1}.\overline{Q2} + (Q0 + Q1).Q2 = Q2 \oplus \overline{(Q0}.\overline{Q1})$$

(We don't expect you to be able to simplify expressions like these. Leaving the answer as sum-of-products form is fine. There are many equally correct expressions and logic diagrams.)

Simplified logic diagram:




2. Draw the logic diagram for a 3-bit synchronous counter which counts in the sequence $000 \rightarrow 001 \rightarrow 010 \rightarrow 110 \rightarrow 110 \rightarrow 000 \rightarrow \dots$ (i.e. 0,1,2,4,6).

(Current Value		Next Value			
(Q2	Q1	Q0	D2	D1	D0
	0	0	0	0	0	1
	0	0	1	0	1	0
	0	1	0	1	0	0
	1	0	0	1	1	0
	1	1	0	0	0	0


$$D0 = \overline{Q2}.\overline{Q1}.\overline{Q0}$$

$$D1 = Q0 + Q2.\overline{Q1}$$

$$D2 = Q2 \oplus Q1$$



3. For the state diagram below, construct both a one-dimensional and two-dimensional state



110		\sim 0		
1	Current State	Input(a)	Next State	Output (x, x0)
	SO	0	51	00
	50	1	50	00
	SI	0	51	01
	51	Ĭ	Match	01
	Match	0	Notch	(0
	Match	Ţ.	So	(0)
20	Current State	Nex G=0	+ State a=1	Output X, Xo

SI SI Match SO Match 50 51 00 01 50 10

- 4. Design a state machine which implements a counter which counts through the output sequence 0000→0001→0011→0111→11111→1110→1100→1000→0000... There are two inputs: RUN and RESET. If RUN is 1 and RESET is 0, the counter counts through the sequence given. If RESET is 1, independent of the value of RUN, the counter returns to output 0000. If both RUN and RESET are 0, the counter output remains the same. Show
 - A state diagram
 - A state table (two dimensional)
 - Your chosen state encoding

A annual to 1 stand to 1	1. ! _1. ! 1		D 2 D 2 T 2 T 2 T 2 T 2 T 2 T 2 T 2 T 2		
• A sequential circuit w	nich impleme	ents this bei	naviour R	BET	
PRET		RESET		IN, RESET	RUN. RESET
PUN PESET	FON	FBET	Je -		
So	51	7	52	7 53	4
		(011	77
DOOD A PESET	0001)	λ	0011	011	Z .
M MAN	RBET	PB	EI		RUN, RESET
RUN, RESET			51-1.6m		RON, KEIET
+ REET /					J
	RE	BET			
PEET	P	BET			PLW . RETET
(57)	56	-	Sr)	7 54	LOW , KESET
	1100)		1110	111	1)
1000	XXXXX			U. PESET	
			1 160	V. KGET	
Disks offer	1 PUN	DESET			
RUN, REFET		RESET	AUN. E	BET	
EUP. LESET	RUN. RESET	M.			a to the
EUP. LESET	RUN. RESET	M.			Output
State table (20)	Nevel Nevel	State		BET PUN, PESET	Output X3X2X, Xo
EUP. LESET	Nevel 00	State,	Inputs 10	PUN, RESET	X3X2X, Xo
State table (20)	Nevel Nevel	State, 01	Inputs 10	PUN, RESET 11	X3X2X, X6
State table (20) Correct State 50	Nevel 00	State,	Inputs 10	PUN, RESET	X3X2X, X0
State table (20) Correct State 50 51	Nevel 00 50 51	State, 01	Inputs 10	PUN, RESET 11	X3X2X, X6
State table (20) Correct State 50	Nevel 00 50 51	State, 01 50 50	10 51 52 53	PUN, PESET SO SO SO	X3X2X, X0
State table (20) Correct State 50 51	Nevel 00 50 51	State, 01 50 50 50	10 51 52 53	200, Reser 11 50 50 50	X3X2X, X0 0000 0001 0011
State table (20) Correct State SO SI S2 S3	Nevel 00 50 51	State, 01 50 50	10 51 52 53	PUN, PESET SO SO SO	X3X2X, X0 0000 0001 0011 0111
State table (20) Correct State SO SI S2 S3 S4	Novel 00 50 51 52 53	Slate, 01 50 50 50 50	10 51 52 53	200, Reser 11 50 50 50	X3X2X, X ₀ 0000 0001 0011 0111 (110
State table (20) Correct State SO SI S2 S3 S4 S5	Nevel 00 50 51 52 53 54	State, 01 50 50 50 50 50	51 52 53 54 55	2010, Rester 1 1 50 50 50 50 50	X3X2X, X6 0000 0001 0011 0111 (110
State table (20) Correct State SO SI S2 S3 S4	Novel 00 50 51 52 53	Slate, 01 50 50 50 50	10 51 52 53 54 55	2010, RESET 1 1 50 50 50 50	X3X2X, X ₀ 0000 0001 0011 0111 (110

Choser state excoding

- use 4 flip-flips, choose state = output logic)

2D State table Next state RBET = 0, RUN=0 D3 D2 D, D6 Current state RBET = 0 RUN=1 RESET = 1 D3 D2 D, D6 D3 D2 D, D0 03 02 0, 00 SO SI State Return State to advalces stays same

Output logic $X_3 = Q_3$ $X_2 = Q_2$ $X_1 = Q_1$ $X_0 = Q_0$

Next state logic Consider Po - value is O if RESET is 1 -if RESET is O

if RUN is O - value is Qo

(no charge)

if RUN is I - value is Q3 ie Do = RESET. (RUN. Qo + RUN. Q3) Consider D1 - value is O if RESET is 1 -if RESET UD - if RUN is 0 - value is 0, (unchanged)
- if RUN is 1 - value is 00 à D, = RESET. (RUN. Q, + RUN. Do) DZ = RESET. (RUW. QZ+ RUN. Q1) Similarly D3 = RESET. (RUN. Q3 + RUN. Q2)

