

School of Information Technology and Electrical Engineering
The University of Queensland




## **Instruction Set Architecture (ISA)**

- ISA defines the interface between hardware and software
  - ISA is a specification
  - Microarchitecture is how the control unit is built
- For hardware (microarchitecture) designers
  - Don't need to know about the high level software
  - Just build a microarchitecture that implements the ISA
- For software writers (machine language programmers and compiler writers)
  - Don't need to know (much) about microarchitecture
  - Just write or generate instructions that match the ISA



#### What makes an ISA?


- 1. Memory models --
- Registers
- 3/Instructions
- 4. Data types





### What makes an ISA? 1: Memory Models

- Memory model: how does memory look to CPU?
  - Issues
    - A. Addressable cell size
    - **B.** Alignment
    - C. Address spaces
    - D. Endianness





### A. Addressable Cell Size

- Memory has cells, each of which has an unique address (or cell number).
- Most common (cell size )s 8 bits (1 byte).
  - But not always!
    - AVR Instruction memory has 16 bit cells
- Bus is used to transport the content of cell, but sometimes the data bus may be wider:
  - i.e. retrieve several cells (addresses) at once
  - Them Date -> cell size 8 5th

    Trog -> (ell size 16 5th

    (2 5yles) Address bus does not need to be as wide



### **Bus sizes**




000000


100000

000019



- For every doubling of data bus width
  - Remove least significant bit of address bus
- Example: 2<sup>n</sup> cells x 8-bit cell size
  - Address size: n-bits
- Bus configurations:
- 💫 Data bus: 8 bits Address bus: n bits
  - One cell transferred at a time
  - √Pata bus: 16 bits Address bus: n-1 bits
    - Two cells transferred at a time
  - Data bus: 32 bits Address bus: n-2 bits
    - Four cells transferred at a time





2 cells ((11))
Addross - n 6its

Cy (ell)
2 = 6

53




# If a CPU supports 2<sup>35</sup> bytes of memory and has a 64 bit data bus, how many bits wide is the address bus?





### **B.** Alignment

- Many architectures require natural alignment, e.g.
  - 4-byte words starting at addresses 0, 4, 8, ...
  - 8-byte words starting at addresses 0, 8, 16, ...
- For example, with a 8 byte word, it can be stored as follows:







# **B.** Alignment (cont.)


- Alignment often required because it is more efficient
- Example Pentium IV
  - Fetches 8 bytes at a time from memory (64-bit wide data bus)
  - Alignment is NOT required (so the processor is backwards compatible with earlier processors)
    - e.g. 4-byte word stored at address 4 takes 1 read (bytes 0 to 7).
    - e.g. 4-byte word stored at address 6: Must read bytes 0 to 7 (one read) and bytes 8 to 15 (second read) then extract the 4 required bytes from the 16 bytes read



# How many memory reads are needed to read an 8-byte value on a machine with a 16-bit data bus that does not require natural alignment?









# C. Address Spaces //





- Many microprocessors have a single linear memory address space (von Neumann architecture)
  - $\bullet$  e.g.  $2^{32}$  bytes numbered from 0 to  $2^{32}$  -1
    - (may not be bytes depends on addressable cell size)
- However, **Harvard architecture** is:
  - Separate address spaces for instructions and data
  - AVR ATmega 324A
    - Data address space 2<sup>11</sup> (2048) bytes
  - Instruction address space: (2<sup>14</sup>)16-bit words
    - 16,384 instruction words = 32,768 bytes






cell size (1



### **AVR Address Spaces**



**Program Memory** 


0x0000

[From ATmega324A datasheet]



# D. Endianness,

- Different machines may support different byte orderings
- **Little endian** little end (least significant byte) stored first (at lowest address)
  - Intel microprocessors (Pentium etc)
- **Big endian** big end stored first
  - SPARC, Freescale (formerly Motorola) microprocessors
- Most desktop/workstation/server CPUs produced since ~1992 are "bi-endian" (support both)
  - some switchable at boot time
  - others at run time (i.e. can change dynamically)




aldus



### **Example**

- The contents of a memory are shown below. What is the value of:
  - the 1-byte word at address 1?
  - the 2-byte word at address 0 if this is a big endian system?






# The contents of a memory are shown below. What is the value of the 2-byte word at address 2 if this is a little endian system?

0% A. 00110011 11011101

0% B. 11011101 00110011

0% C. 11011101 00101100

0% D. 00101100 11011101





### What makes an ISA?

- 1. Memory models
  - 2. Registers
  - 3. Instructions
  - 4. Data types




# What makes an ISA? 2: Registers

- Two types of register
  - General purpose
    - Used for temporary results etc
  - Special purpose, e.g.
    - Program Counter (PC) <
    - Stack pointer (SP)
    - Input/Output Registers
    - Status Register ✓ N >> C U
      - (Tanenbaum calls this Program Status Word)



## 2: Registers (cont.)


- Some other registers are part of the microarchitecture NOT the ISA
  - e.g. Instruction Register (IR) /
  - i.e. programmer doesn't need to know about these (and can't directly change or use them)





### **AVR Registers**


- General purpose registers (0-31) are quite regular and can be used interchangeably
  - Exception: a few instructions work on half the registers (registers 16-31)
    - (Only 4 bits used to represent operand in instruction)
  - X, Y, Z registers
    - Next slide
- There are many I/O registers
  - Not to be confused with general purpose registers






CSSE2010

#### **AVR X,Y,Z registers**



13tC			
	(	( T)	CHS,
0x00			' /
0x01			




0x02

0x1C

0x1D

0x1E

0x1F






### **AVR I/O Registers**

- AVR ATmega324A has 224 I/O register addresses to control peripherals and get data to/from them, e.g.
  - Timers and counters
  - Analog to Digital Converters
    - Serial input/output
    - General purpose input/output ports
    - Three registers associated with each (learning lab 11)
- DDRx Data direction register
  PORTx Values to output
  PINx Values on the pins

  - Some addresses reserved (not actually available on this device)



(x = A,B,C or D)









# What makes an ISA? 3: Instructions

- This is the main feature of an ISA
- Instruction types include
  - Input/Output communicate with I/O devices
  - Load/Store move data from/to memory
  - **Move** − copy data between registers
  - Arithmetic addition, subtraction, ...
    - Logical Boolean operations
    - Branching for deciding which instruction to perform next







#### **Recall - AVR Instructions**

- MOV (rd) rr
  - "move" (but actually means copy) contents of register rr (source) to register rd (destination)
  - Example: mov (r3) r14
- ADD rd, rr
  - Add contents of register rr to register rd
  - Example: add r5, r6; 75 ← 75 +76
- AND rd, rr; OR rd, rr; EOR rd, rr
  - Bitwise operations on given two registers, result goes into rd
- LDI rd, k (where K is a constant)
  - Load constant value into a register (16 to 31)



### **Input/Output Instructions**

- AVR ATmega324A has 224 I/O registers to control peripherals
- I/O Registers 0 to 223
  - Available at memory addresses 32 to 255 (\$20 to \$FF)
    - Use load and store instructions to access
- First 64 I/O registers (0 to 63) are special
  - Can also be accessed using "in" and "out" instructions
- Other 160 I/O registers (64 to 223) are called "extended" I/O registers
  - Can only be accessed using load and store instructions



### **IN and OUT instructions**


- (\*) in *rd, P* 
  - Load I/O register value into general purpose register
  - rd: r0 to r31
  - $\blacksquare$  P = I/O register number (0 to 63, 0 to 0x3F)
  - Example:
    - Ilory no.


in 83,0



- Store value from general purpose register into I/O register
- $\blacksquare$  rr: r0 to r31, P = 0 to 63 (0 to 0x3F)
- Example:

out 1,73







# Summary: What makes an ISA?

- 1. Memory models
- 2. Registers
- 3. Instructions (more in lecture 13)
- 4. Data types (lecture 13)

- If you know all these details, you can
  - Write machine code that runs on the CPU
  - Build the CPU