

CSSE2010/CSSE7201

Learning Lab 13


AVR Timers

School of Information Technology and Electrical Engineering
The University of Queensland

Today

- AVR Timers
 - I/O registers involved
 - How to set up a timer
- Exercises

ATmega324A – Timer/Counter Summary – From Lectures



(PCINT8/XCK0/T0)	PB0	1	40	PA0 (ADC0/PCINT0)
(PCINT9/CLKO/T1)	PB1	2	39	PA1 (ADC1/PCINT1)
(PCINT10/INT2/AIN0)	PB2	3	38	PA2 (ADC2/PCINT2)
(PCINT11/OC0A/AIN1)	PB3	4	37	PA3 (ADC3/PCINT3)
(PCINT12/OC0B/SS)	PB4	5	36	PA4 (ADC4/PCINT4)
(PCINT13/ICP3/MOSI)	PB5	6	35	PA5 (ADC5/PCINT5)
(PCINT14/OC3A/MISO)	PB6	7	34	PA6 (ADC6/PCINT6)
(PCINT15/OC3B/SCK)	PB7	8	33	PA7 (ADC7/PCINT7)
RESET		9	32	AREF
VCC		10	31	GND
GND		11	30	AVCC
XTAL2		12	29	PC7 (TOSC2/PCINT23)
XTAL1		13	28	PC6 (TOSC1/PCINT22)
(PCINT24/RXD0/T3*)	PD0	14	27	PC5 (TDI/PCINT21)
(PCINT25/TXD0)	PD1	15	26	PC4 (TDO/PCINT20)
(PCINT26/RXD1/INT0)	PD2	16	25	PC3 (TMS/PCINT19)
(PCINT27/TXD1/INT1)	PD3	17	24	PC2 (TCK/PCINT18)
(PCINT28/XCK1/OC1B)	PD4	18	23	PC1 (SDA/PCINT17)
(PCINT29/OC1A)	PD5	19	22	PC0 (SCL/PCINT16)
(PCINT30/OC2B/ICP)	PD6	20	21	PD7 (OC2A/PCINT31)

ATmega324A – Timer/Counter Summary – From Lectures

Timer/Counter 0

Pins: PB3 (OC0A) & PB4 (OC0B)

8-bit timer/counter

Supports PWM

Modes of operation:

Normal, **CTC**, **Fast-PWM** and phase correct PWM

Clock prescaler: **No clock**, **F**, **F/8**, **F/64**, **F/256**, **F/1024**

I/O Registers:

TCNT0

TCCR0A, TCCR0B

OCR0A, OCR0B

TIMSK0, TIFR0

Timer/Counter 1

Pins: PD5 (OC1A) & PD4 (OC1B)

16-bit timer/counter

Supports PWM

Modes of operation: Normal, **CTC**, **Fast-PWM**, PC-PWM and PFC-PWM

Clock prescaler: **No clock**, **F**, **F/8**, **F/64**, **F/256**, **F/1024**

I/O Registers:

TCNT1H, TCNT1L

TCCR1A, TCCR1B, TCCR1C

OCR1AH, OCR1AL

OCR1BH, OCR1BL

TIMSK1, TIFR1

Timer/Counter 2

Pins: PD7 (OC2A) & PD6 (OC2B)

8-bit timer/counter

Supports PWM

Modes of operation:

Normal, **CTC**, **Fast-PWM** and phase correct PWM

Clock prescaler: **No clock**, **F**, **F/8**, **F/32**, **F/64**, **F/128**, **F/256**, **F/1024**

I/O Registers:

TCNT2

TCCR2A, TCCR2B

OCR2A, OCR2B

TIMSK2, TIFR2

Recall from Lecture 15:

ATmega324A – Timer/Counter Clock sources

- 3 timer/counters
 - **0**: 8 bit (0 to 255)
 - **1**: 16 bit (0 to 65535)
 - Clock sources: STOPPED, CLK, CLK/8, CLK/64, CLK/256, CLK/1024, external pin rising edge, external pin falling edge
 - CLK = system clock
 - **2**: 8 bit (0 to 255)
 - Clock sources: STOPPED, CLK, CLK/8, CLK/32, CLK/64, CLK/128, CLK/256, CLK/1024
 - CLK = system clock or external oscillator

Timer/Counter Registers

TCNT – count values

- TCNT0
 - Memory address 0x46
 - IO register 0x26
- TCNT1 (16 bits)
 - TCNT1L – memory address 0x84
 - TCNT1H – memory address 0x85
- TCNT2
 - Memory address 0xB2

Output Compare Registers

- Each timer/counter has **output compare** registers (these are I/O registers)
 - These are for matching timer/counter values
- Actions can be taken when the value is reached, e.g.
 - Set output-compare match bit in register
 - Clear timer (reset to 0)
 - Toggle / set / clear external pin

Output Compare Registers

- Timer 0 (8 bit)
 - **OCR0A, OCR0B**
- Timer 1 (16 bit)
 - **OCR1AH, OCR1AL** (in C, access as 16-bit "variable" OCR1A)
 - **OCR1BH, OCR1BL** (in C: OCR1B)
- Timer 2 (8 bit)
 - **OCR2A, OCR2B**

Accessing 16-bit I/O registers

Example - set output compare register 1B
(16-bits) to 4321:

- In assembly language
 - `ldi r16, high(4321)`
`sts OCR1BH, r16`
`ldi r16, low(4321)`
`sts OCR1BL, r16`
- Note that processor requires high byte to be written first
- In C
 - `OCR1B = 4321;`

Setting up a 16-bit timer

- 3 control registers, e.g. for timer/counter 1 (n=1)

"n" replaced by 1, e.g. COM1A1 | COM1A0 | COM1B1 | COM1B0

TCCR1A	Bit	7	6	5	4	3	2	1	0
		COMnA1	COMnA0	COMnB1	COMnB0	–	–	WGMn1	WGMn0
	Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W
	Initial Value	0	0	0	0	0	0	0	0
TCCR1B	Bit	7	6	5	4	3	2	1	0
		ICNCn	ICESn	–	WGMn3	WGMn2	CSn2	CSn1	CSn0
	Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
	Initial Value	0	0	0	0	0	0	0	0
TCCR1C	Bit	7	6	5	4	3	2	1	0
		FOCnA	FOCnB	–	–	–	–	–	–
	Read/Write	R/W	R/W	R	R	R	R	R	R
	Initial Value	0	0	0	0	0	0	0	0

WGM (Waveform Generation Modes)

TCCR1A	Bit	7	6	5	4	3	2	1	0
		COM1A1	COM1A0	COM1B1	COM1B0			WGM11	WGM10
	Access	R/W	R/W	R/W	R/W			R/W	R/W
	Reset	0	0	0	0			0	0
TCCR1B	Bit	7	6	5	4	3	2	1	0
		ICNC1	ICES1		WGM13	WGM12	CS12	CS11	CS10
	Access	R/W	R/W		R/W	R/W	R/W	R/W	R/W
	Reset	0	0		0	0	0	0	0

- Table 16-5 on page 138 of datasheet describes modes
- Two of interest:
 - 0: 0000 – normal: 0 -> 1 -> ... -> 65535 -> 0 -> ...
 - 4: 0100 – CTC – **C**lear **T**imer on **C**ompare match
 - Counter resets to 0 when reaches value in OCR1A register

Clock selection

TCCR1B

Bit	7	6	5	4	3	2	1	0
	ICNC1	ICES1		WGM13	WGM12	CS12	CS11	CS10
Access	R/W	R/W		R/W	R/W	R/W	R/W	R/W
Reset	0	0		0	0	0	0	0

- From Table 16-6 on page 139 of datasheet: (note n=1)

CSn2	CSn1	CSn0	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	$\text{clk}_{\text{IO}}/1$ (No prescaling)
0	1	0	$\text{clk}_{\text{IO}}/8$ (From prescaler)
0	1	1	$\text{clk}_{\text{IO}}/64$ (From prescaler)
1	0	0	$\text{clk}_{\text{IO}}/256$ (From prescaler)
1	0	1	$\text{clk}_{\text{IO}}/1024$ (From prescaler)
1	1	0	External clock source on Tn pin. Clock on falling edge.
1	1	1	External clock source on Tn pin. Clock on rising edge.

see p11 of
datasheet – T1 pin
is port B, pin 1

Clock selection – code example

	Bit	7	6	5	4	3	2	1	0
TCCR1B		ICNC1	ICES1		WGM13	WGM12	CS12	CS11	CS10
Access		R/W	R/W		R/W	R/W	R/W	R/W	R/W
Reset		0	0		0	0	0	0	0

CS12	CS11	CS10	Description
0	1	1	clk _{I/O} /64 (From prescaler)

- Bit labels can be used in code expressions, e.g.

```
TCCR1B = (1<<CS11) | (1<<CS10);
```

Output Compare Actions

- can toggle/clear/set pin

TCCR1A	Bit	7	6	5	4	3	2	1	0
		COM1A1	COM1A0	COM1B1	COM1B0			WGM11	WGM10
	Access	R/W	R/W	R/W	R/W			R/W	R/W
	Reset	0	0	0	0			0	0

- From table 16-2 on page 136 of datasheet: (n=1)

e.g. OC1A pin – see p11 of datasheet

COMnA1/COMnB1	COMnA0/COMnB0	Description
0	0	Normal port operation, OCnA/OCnB disconnected.
0	1	Toggle OCnA/OCnB on Compare Match.
1	0	Clear OCnA/OCnB on Compare Match (Set output to low level).
1	1	Set OCnA/OCnB on Compare Match (Set output to high level).

Task 0

- To toggle an output compare pin 8 times per second (4Hz period), what
 - Clock prescale
 - Output compare values do we need?

Task 1 - Output Compare Based Timer

- Consider lab13-1.c (on Blackboard)
- Code is to toggle OC1A pin (what pin is this?) 8 times per second (i.e. 4Hz period)
 - This pin is connected to an LED (e.g. LD0)
- Fill in the blanks to make the code work
 - Set up the hardware to do the work, software does nothing after that
- Build and test your code on the AVR board
- Look at the generated list (lss) file for assembly language equivalent

Task 2 – Count push button presses & display count on SSD with display multiplexing

- Consider lab13-2.c (on Blackboard)
- 7 segment display connected to port A, with CC (digit select) connected to port D, pin 0
- Push button connected to pin T0 (work out which pin this is)
 - Count number of rising edges on this pin
 - Use timer/counter 0
- Display tens place on left digit for 1ms, then ones place on right digit for 1ms
 - This is **display multiplexing**
 - Alternate fast enough – it will appear that both digits are on (though brightness will be reduced)
- Fill in blanks in code, build & test
- Slow down the multiplexing rate so you can see the digits changing (e.g. 4 times per second)