

Welcome!

CSSE2010/CSSE7201

Learning Lab 5

Logisim & Flip-flops

<http://responsewaresg.net>



Session ID: CSSE2010EXT

School of Information Technology and Electrical Engineering
The University of Queensland

Learning Lab 5 - Flip-flops

- Recall: there are two types of logic circuits. **Combinational** and **sequential**
- The basic building block of sequential circuits are flip flops (stores 1-bit of information)
- Today's lab: simulate circuits having D-flip flops using Logisim

Which diagram captures the behaviour of this circuit?



0%

(a)

4%

(b)

9%


(c)

87%

(d)



Logisim

- Go through the Logisim tutorial if you haven't done already
- 3 Tasks
- Draw and simulate
 1. ~~A 2-input NOR gate~~
 - ✓ 2. An RS-Latch (two cross coupled NOR gates)
 - ✓ 3. A D-Flip-flop circuit:
 - Make sure you work out what all of the inputs on the Logisim D Flip-flop do ✓



D-Flip-flop circuit

- Consider Circuit (below)
- Draw a circuit schematic diagram that ✓
 - Uses a 74HCT74 (and other chips as needed) ✓
 - Uses pushbuttons for CLK (CK), PRE and CLR inputs
 - Consider inverters between buttons and PRE/CLR inputs. Why? ✓
 - Uses switches for A and B inputs ✓
 - Uses LEDs for Q and Q' outputs ✓
- Have schematic checked by a tutor
- Build/simulate the circuit & test it




Latch circuit

- Design a latch out of cross-coupled NAND gates ✓
 - Predict its behaviour ✓
 - How can you set it or reset it? ✓
 - Draw a circuit schematic ✓
 - Build/simulate it ✓
 - Test it ✓
- Handwritten notes and diagram:
- Set → memory
Set → reset → memory
set Per 1-4 mon
- \overline{S} $R = A$
- $1 \cdot \overline{Q} = \overline{Q} = Q$ ✓
-

- Reset
- Set
- Memory
- Single bit transition

Set \leftrightarrow memory, reset \leftrightarrow memory



X	Y	NAND
0	0	1
0	1	1
1	0	1
1	1	0

	A	B	Q	\bar{Q}
set	0	0	1	0
Reset	0	1	0	1
Incl	1	0	1	0
memory	1	1	0	1

R S

	A	B	Q	\bar{Q}
→	0	0	1	1
S →	0	1	1	0
P →	1	0	0	1
M →	1	1	0	0

6 Memory