

# CSSE2010/CSSE7201

## Lecture 4

# Combinational Logic

→ gates  
→ ADD

→

# Today...


- Admin
- ✓ • Binary Subtractors
- More Combinational Logic Circuits
  - ✓ ■ Multiplexers
  - ✓ ■ Decoders
  - Timing diagram representations

# Admin

- Quiz 1 due on Friday 4pm – no extensions for quizzes
- Lab 4 preparation task – next week (week 3)
  - Will be Available on Blackboard: **Learning Resources**
  - Draw some circuit schematic diagrams
  - Bring to Lab 4 (Mon-Tue next week)
  - IN students – use Logic ICs on breadboards or Logisim
  - EX students – use Logisim software to simulate
- Supporting material for labs are now on Blackboard

# Recall – Binary Adder

- Can cascade full adders to make binary adder
  - Example: for 4 bits...



- This is a **ripple-carry adder** ✓

# Binary subtraction

- A-B - usually implemented as A+(-B)
  - A and B are multi-bit quantities
  - "+" in this case means addition (not OR)
  - -B means negative B - the two's complement of B

2's comp of B

~~5-3~~

- Two's complement of B can be calculated by flipping bits and adding 1

... 4 bits

5 - 3 = 2

conventional sub

$$\begin{array}{r} 0101 \\ 0011 \\ \hline 0010 \end{array}$$

5 - 3 = 2    2's comp

2's comp of 3

$$\begin{array}{r} 0101 \\ 1101 \\ \hline 0010 \end{array}$$

5 - 3

5 + (-3)

$$\begin{array}{r} 0011 \\ 1100 \\ \hline 1101 \end{array}$$



# Binary subtraction (cont.)

- How we can use a gate to flip a bit – but only sometimes? i.e.

■  $Z = \text{not}(B)$   
 $Z = B$


when M is 1  
 when M is 0

$A + (-B)$  ?




$$x \oplus 0 = x$$


$$x \oplus 1 = \overline{x}$$



# Adder-subtractor




$C_{in} \oplus C_{out}$



Mode select, M  
✓ M=0 means add  $A+B$   
✓ M=1 means subtract  $A-B = A+(-B)$

\*  $M=0$   
 $A+B$

\*  $M=1$   
 $A+(-B)$   
↑  
2's comp of B




$S = A \oplus B \oplus C_{in}$   
 $C_{out} = AB + C_{in}(A \oplus B)$

- What should carry-in be?


# Combinational Circuits

- Generally,



→ Combinational  
→ Sequential



- Each output can be expressed as function of  $n$  input variables
- Output depends on current inputs only
- Can write truth table also:
  - $n$  input columns
  - $m$  output columns
  - $2^n$  rows (i.e. possible input combinations)





# Multiplexer (or Mux)


- $2^n$  data inputs
- 1 output
- $n$  control (or ***select***) inputs – that *select* one of the inputs to be “sent” or “steered” to the output



- Example: 4-to-1 multiplexer

2:1  
4:1  
8:1  
16:1

\*



Logic symbol for multiplexer

Function table

\*

$S_1$	$S_0$	F
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

“Select” inputs


# 4-to-1 Multiplexer Logic Circuit Implementation

Function table


(\*)

$S_1$	$S_0$	$F$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

$F = \bar{S}_0 \bar{S}_1 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_0 S_1 D_3$




$D_0$	$D_1$	$D_2$	$D_3$	$S_0$	$S_1$	$F$
0	0	0	0	0	0	0
0	0	0	0	0	1	0
0	0	0	0	1	0	0
0	0	0	0	1	1	0
0	0	0	0	0	0	0
0	0	0	0	0	1	0
0	0	0	0	1	0	0
0	0	0	0	1	1	0



# Clicker Question: 2-to-1 Multiplexer

- Consider a 2-to-1 multiplexer
  - Data Inputs:  $D_0$  and  $D_1$
  - Control Input:  $S_0$
  - Output:  $F$
- What is the truth table that goes with this circuit?



1.


$S_0$	$D_0$	$D_1$	$F$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

2.

$S_0$	$D_0$	$D_1$	$F$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

3.


$S_0$	$D_0$	$D_1$	$F$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



# Clicker Question (2)

Consider the multiplexer shown.  
What must the inputs A,B,C,D be  
so that the multiplexer output is

$$X = \overline{S_0} + S_1$$



Handwritten notes for the truth table:

- $\checkmark 00 \rightarrow A \rightarrow 1+0=1$
- $\checkmark 01 \rightarrow B \rightarrow 0+0=0$
- $\checkmark 10 \rightarrow C \rightarrow 1+0=1$
- $\checkmark 11 \rightarrow D \rightarrow 0+1=1$

10% 1. A=0, B=1, C=0, D=0


8% 2. A=0, B=1, C=1, D=1


✓ 55% 3. A=1, B=0, C=1, D=1 ✓

27% 4. A=1, B=1, C=0, D=1

# Short Break

- Stand up and stretch





# Decoder

- Converts n-bit input to a logic-1 on exactly one of  $2^n$  outputs
- Example:  
3-to-8 decoder

MSB ✓ ✓ ✓ LSB

$\bar{A}\bar{B}\bar{C}$  ✓


$\bar{A}\bar{B}C$  ✓

$n$

$2$


O/P

A	B	C	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1 ✓	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
...	...	...	...	...	...	...	...	...	...	...




# 3-to-8 Decoder

## Logic Circuit Implementation



# Another Logic Representation: Timing Diagram

- Consider an inverter




- Like a truth table, but graphical format
  - Input waveforms show all possible combinations




# Consider a 2-input gate

- Possible inputs





- All combinations of inputs are covered

# Which of the following is a timing diagram representation for an XOR gate?



# Gates Aren't Perfect ... The Reality of Timing



- **Propagation delay** – time for change in input to affect output
- **Fall time** – time taken for output to fall from 1 to 0
- **Rise time** – time for output to rise from 0 to 1

# Things To Do

- ✓ ● Complete quiz 1 by Friday 4pm this week
- Homework – Lab 4 preparation
  - By Lab 4 sessions on week 3
- ✓ ● Attempt the posted exercises and self-check questions
- Any doubts, use course consultation (need to book a time) or ask after the lecture.