

Capacitance model $\rightarrow V_{imp}!!!$



learn all equations (!!!)

C_{sb}, C_{db} eqns \rightarrow in slides.

23rd Jan

* Project 1: Developing a model

- should be valid for 45nm, 32nm, 22nm, 16nm. (all)

CMOS \rightarrow 45nm \rightarrow 32nm \rightarrow 22nm

FinFET \rightarrow 16nm \rightarrow 10nm \rightarrow 7nm

LP \rightarrow HP \rightarrow MGK

1V, 0.9V, 0.8V

} possible combinations

* Power / current leakage estimation model

VLSI Design

MOSFET-1 (Lecture 16)

NOTE: No resistive load inverter;
no small signal analysis.

* We want to understand how MOSFETs

P1 ✓ P2 (?) P3 ✓ P4 (1/2) P5 (1/2) ✗

work at a very basic level; look at some models

of MOSFETs.

* A transistor must have at least 3 terminals, and:

Current I_O is much more sensitive to V_{IN} than V_O .




i.e., $\frac{\partial I_O}{\partial V_{IN}} \gg \frac{\partial I_O}{\partial V_O}$ \rightarrow output conductance.

\rightarrow transconductance

NOTE: MOSFET stands for Metal Oxide Semiconductor
Field Effect Transistor. What is Field Effect?


* Field Effect Principle: Modulation of conductivity using \vec{E} .

w/o plate:



→ Current I , is dependant on linear r/s w/ V & R ; R is determined by factors $\frac{PL}{A}$.

Adding a metal plate:




All the -ve charges are attracted towards plate; capacitor-like structure is formed. As the -ve charges are

no longer part of the semiconductor, it's conductivity has been changed.

* Also, if we conversely add +ve charge, then we ~~decrease~~ ^{increase} the conductivity; by increasing the no. of e^- in the system (as the +ve charge would be concentrated towards the plate).

∴ We see that we have achieved transconductance in this structure [i.e., ~~with~~ current flowing b/w two terminals is affected by voltage applied across another pair of terminals]


* In short, FEP states that by applying an electrostatic field, the transconductance conductivity can be modulated. 

* FEP: The flow of electric current ~~can be~~ b/w two terminals of an electrode can be controlled by establishing a third potential b/w the two terminals.

Structure of MOSFET :-

* How to place the plate close to the channel? — Can be done by adding an ^{thin} oxide ^{layer} (SiO_2) b/w plate & channel.



NOTE:



MOSFET as switch:

If high -ve voltage is applied to gate, then the channel that exists b/w drain & source is depleted of e^- ; and so no current flows b/w drain & source, so MOSFET is off.

Similarly, if gate voltage is 0, then channel exists b/w drain & source, so MOSFET is on.



Inversion charge per area:

$$Q_{inv} = -C_{ox} (V_{GS} - V_{THN}) \quad (\text{for n MOS})$$

where $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$


This is like $V_G = 0$ & $V_S = 0$.

* If we apply a drain charge,


$$Q_{inv} = -C_{ox} (V_{GS} - V_{TH} - V(x))$$

where $V(x) = \text{channel voltage}$.

V_D vs. I_D



V_{TH} starts to break down as V_G gets close to V_{THN} .




In linear region,

MOSFET acts like resistor
(resistance increases w/ V_D)

In Sat. region, \rightarrow Amplification
MOSFET acts as current source (current stays constant w/ varying voltage)


If $V_D > V_{DSAT}$, the pinchoff point moves left, towards source.



Channel Length Modulation:

— Originally, channel was of length L ; now due to pinch off point shift, new channel length is:

$$L' = L - \Delta L \quad (\Delta L = \text{length of pinch-off region})$$



As a result, current increases a little bit, even in saturation region.

Threshold voltage:

$$V_{THN} = V_{THN0} + \gamma \left(\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right)$$

(γ , ϕ_F are body parameters & surface potential)

$\therefore V_{THN}$ can be modified by changing V_{SB} i.e. source ^{to} body voltage.

\therefore If we short source body, then $V_{SB} = 0$, so $V_{THN} = V_{THN0}$ (constant).

Regions of Operation of MOSFET

① Cutoff

$$V_{GS} < V_{THN}$$

② Linear

$$V_{GS} > V_{THN}$$

$$V_{DS} < V_{DSAT}$$

③ Saturation

$$V_{GS} > V_{THN}$$

$$V_{DS} > V_{DSAT}$$

Current Equations

Saturation: If $V_{GS} > V_{THN}$ & $V_{DS} > V_{DSAT}$

$$I_D = \mu_n C_{ox} \frac{W}{L} \left((V_{GS} - V_{THN}) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

Linear: If $V_{GS} > V_{THN}$ and $V_{DS} < V_{DSAT}$

$$I_D =$$

Cutoff: If $V_{GS} < V_{THN}$

NOTE: Output characteristics

I_D vs. V_{DS}

Transfer characth: I_D vs. V_{GS}

Triode / Linear region

* Condition: $V_{GS} > V_{THN}$; $V_{DS} < V_{DSAT}$

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_{THN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$


Saturation region:

* Condition: $V_{GS} > V_{THN}$; $V_{DS} > V_{GS} - V_{THN}$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{THN})^2$$

$$\mu_n C_{ox} = k'_n$$

Note: Source & Drain are interchangeable. $V_S < V_D$

* Diode functionality: Short gate & drain. 

Temperature Dependence

Saturation current: $I_D = \frac{K_{PN}}{2} \times \frac{W}{L} \times (V_{GS} - V_{THN})^2$

K_{PN} & $V_{THN} \rightarrow$ affected by temperature.

Both decrease w/ temp; but as we see from the eq, one decreases current & one increases current.

So, now V_{GS} comes into play. If V_{GS} is close to value of V_{THN} , then V_{THN} doesn't affect ~~temp~~ much, but if V_{GS} is $\gg V_{THN}$, then ~~temp~~ current is affected.

Temp ↑

↳ β_{KPN} & V_{THN} ↓

↳ I_{inc} ↑ I_{dec} ↓

↳ If V_{DS} close to V_{THN} , $I \uparrow$

must recall

(refer to eqn.)


Subthreshold region:

MOSFET acts like a BJT:

$$\text{BJT : } I_c = I_s e^{V_{BE}/V_T}$$

$$\text{MOS : } I_{DS} = I_s e^{V_{GS}/nV_T}$$

Capacitance Model




①

$$C_{gd} = C_{gdo} W$$

②

$$C_{gs} = C_{gso} W + \frac{2}{3} \mu_n C_{ox} W L$$



③

$$C_{gb} = C_{gbo} L$$

$$C_{db} = \frac{C_j A_D}{\left(1 + \frac{V_{DB}}{P_B}\right)^{M_j}} + \frac{C_{jsw} P_D}{\left(1 + \frac{V_{PB}}{P_{BSW}}\right)^{M_{jsw}}}$$

④

$$C_{sb} = \frac{C_j A_S}{\left(1 + \frac{V_{SB}}{P_B}\right)^{M_j}} + \frac{C_{jsw} P_S}{\left(1 + \frac{V_{SB}}{P_{BSW}}\right)^{M_{jsw}}}$$

⑤

- ① Capacitance
- ② V_{THN}
- ③ 3 regions
- ④ CLM formula