

Capacitana model -> Vimp!!! learn all equations (!!!) (sb, cab egrs - in slides. 21 dan * Rojed 1. Levelying a model - should be hald for 45nm, 32nm, 22nm, 16nm. CMOS -> 45nm -> 32nm -> 22nm possible combinations FINFET -> 16nm -> 10nm -> 7nm LP -> HP -> MGK 1U, 0.9V, 0.8V * 0. un luvrent leakage estimation model VLSI Derign NOTE: Norchishive boad inventor; no small signal analysis. MOSFFT-I (lecture 16) PIV P2(3) P3V P4(4) P5(4) & We want to inderstand how MUSFETS work at a very borne level; look at some models of MOSFETS. & A fransister munt habe at least 3 terminals, and: Council Io is much more

remains to Vin than Vo.

Vin 6 TRANSII TOR Vo. ire, $\frac{\partial I_0}{\partial V_0} \gg \frac{\partial I_0}{\partial V_0} \Rightarrow \text{output conductance}$. NOTE: MOSFET stands for Metal Daide Semi conductor Field Effect Transistor. What is Field Effect?



MOSFET as smith; If high -ne voltage is applied to gate, then the channel that exists blow drain a source is depleted of e; and so no current flows blow drain & source, so NOSFET is off. Similarly, if gode voltage is 0, then channel exists you got drain & gource, so MOSFET is on. PMOS: G-TE NMOS: 4-15 physics of the physic Inversion charge per area: Qin = - Cox (Vas - VIHN) [for n ALOS) This ge start to break down & the got when $Cox = \frac{\varepsilon_{ox}}{t_{ox}}$ close to VTHA. This is whe Va =0 & Vs =0. * If we apply a drain charge, whi = - Cox (Vis-Vin - V(n)) (12) = channel voltage. In linear system, Vo v. Io MOSFET ach like overlibor (rent tour e ince u/ cut) In Sat. region, -> [Amplifization] MOIFET achas cumut Some (curet stay, contact of varying voltage)



Current Equations Sahurahan: If Vas XVTHN 4 Vos VosAT

Io = MnCox W (Vas - VTHN) Vos - Vost

) Linear: If vas SVTHN and Vas < VOSAT Cutoff: If vas < VTHN / NUTE: Output characteristics Transfer chandle: Ib us. Vas Triode / Linear orgion Vos & Vosat ex Condition: Vos> Venu; Jo= UN COX W [(VGS-VTHN) VOS - VOS] Saturation region: & condition: Vas > VIHN; Vos > VLIS - VIHN Ip = LUNCOX W (VUS - VTHN)2 Note: Source & Drain are interchangealle. [Vs < Vo] # Diode functionality: Short gate & drain. Temperature Dependence Saturation Curvet: ID = KPN xW x (Vus - VCHN)2 KPN & VIAN -> affected by tenperature. Bot deveare u/temp; but as me see from the ex; one decream uneit I me moress curent. So, now Vas comes into play. If Vas is close to value of NTHN, then VEHN doem't affect temp much, but if Vas is >> VTHN, then temp current current.

Fine 1 Ide + MOSPET ach Like a BJT: Ic = Is e VBE/VT MOS: I OS = Is e Vas/nor Capacitance model Cgs = CgsoW + = UNCoxWL (1+ VDB) Mi