

Specifications

Ultra Accelerator Link™ (UALink™) 200G 1.0 Specification - Available Now **(<https://ualinkconsortium.org/specification/ualink-200g-1-0-specification/>)**

The UALink 200G 1.0 Specification, which defines a low-latency, high-bandwidth interconnect for communication between accelerators and switches in AI computing pods, is now available. The UALink 1.0 Specification enables 200G per lane scale-up connection for up to 1,024 accelerators within an AI computing pod, delivering the open standard interconnect for next-generation AI cluster performance.

Download the 200G 1.0 Specification Now
(<https://ualinkconsortium.org/specification/ualink-200g-1-0-specification/>)

Ultra Accelerator Link™ (UALink™) Common 2.0 Specification - Available Now **(<https://ualinkconsortium.org/specification/ualink-common-2-0-specification/>)**

We value your privacy

Introduces In Network Compute for UALink technology, facilitating computation and communication between accelerators. Reduces latency, saves bandwidth, and improves scaling efficiency for distributed training ;

Introduces In Network Compute for UALink technology, facilitating computation and communication between accelerators. Reduces latency, saves bandwidth, and improves scaling efficiency for distributed training ;

Customise

Reject All

Accept All

Download the Common 2.0 Specification Now
(<https://ualinkconsortium.org/specification/ualink-common-2-0-specification/>)

Ultra Accelerator Link™ (UALink™) 128G Data Link and Physical Layers 1.0 Specification - Available Now (<https://ualinkconsortium.org/specification/ualink-128g-data-link-and-physical-layers-1-0-specification/>)

Description coming soon.

Download the 128G Data Link and Physical Layers 1.0 Specification Now
(<https://ualinkconsortium.org/specification/ualink-128g-data-link-and-physical-layers-1-0-specification/>)

Ultra Accelerator Link™ (UALink™) 200G Data Link and Physical Layers 2.0 Specification - Available Now (<https://ualinkconsortium.org/specification/ualink-data-link-and-physical-layers-2-0-specification/>)

Split the DL/PL Specification from the UALink Common Specification to enable UALink to move quickly as new physical layers and speeds are needed by the industry without requiring changes to the other specifications.

Download the 200G Data Link and Physical Layers 2.0 Specification Now
(<https://ualinkconsortium.org/specification/ualink-data-link-and-physical-layers-2-0-specification/>)

We value your privacy

We use cookies to enhance your browsing experience, serve personalised ads or content, and analyse our traffic. By clicking "Accept All", you consent to our use of cookies.





Ultra Accelerator Link™ (UALink™) Chiplet 1.0 Specification - Available Now (<https://ualinkconsortium.org/specification/ualink-chiplet-1-0-specification/>)

Defines the necessary information to integrate UALink technology into chiplet-based SoCs, including interfaces, form factors, flow control and chiplet management standardization. Fully compliant with the UCle® 3.0 Specification for simplified integration into existing chiplet ecosystems.

Download the Chiplet 1.0 Specification Now
(<https://ualinkconsortium.org/specification/ualink-chiplet-1-0-specification/>)

Ultra Accelerator Link™ (UALink™) Manageability 1.0 Specification - Available Now (<https://ualinkconsortium.org/specification/ualink-manageability-1-0-specification/>)

Introduces UALink as a system with centralized control and management planes. Utilizes standardized protocols, modeling and APIs like gNMI, Yang, SAI and Redfish.

Download the Manageability 1.0 Specification Now
(<https://ualinkconsortium.org/specification/ualink-manageability-1-0-specification/>)

We value your privacy

We use cookies to enhance your browsing experience, serve personalised ads or content, and analyse our traffic. By clicking "Accept All", you consent to our use of cookies.



Quick Links



Get In Touch

✉ admin@ualinkconsortium.org(mailto:admin@ualinkconsortium.org)

☎ 503-906-8166(tel:503-906-8166,119)

📍 3855 SW 153rd Dr, Beaverton, OR 97003

(htt
ps:/
/ww
w.li
nke
din.
co
m/c
om
pan
y/ul
tra-
acc
eler
ator
link-
con
sort
ium
)

(htt
ps:/
/w
ww.
you
tub
e.co
m/
@U
ALi
nk.b
nko
ns
ort
um)

UALink™ is a key industry Interconnect standard meeting market demand for advanced AI Accelerator-to-Accelerator communication.

We value your privacy

© Copyright 2026 UALink™ Consortium. All rights reserved.

We use cookies to enhance your browsing experience, serve personalised ads or content, and analyse our traffic. By clicking "Accept All", you consent to our use of cookies.
[Privacy Policy](#) ([/wp-content/uploads/2025/04/UALink-Website-Privacy-Policy-Approved-October-2024.pdf](#))



(https://ualinkconsortium.org)

GDPR Compliance (/wp-content/uploads/2025/04/UALink-GDPR-Compliance-Policy_Approved-October-2024.pdf)

GDPR Informed Consent (/wp-content/uploads/2025/04/UALink-Informed-Consent-Policy_Approved-October-2024.pdf)

We value your privacy

We use cookies to enhance your browsing experience, serve personalised ads or content, and analyse our traffic. By clicking "Accept All", you consent to our use of cookies.

