

第二章 信息的表示和处理

Unsigned Arithmetic

Operation	Overflow Condition	Overflow Detection
Addition	$2^W \leq x + y \leq 2^{W+1} - 2$	$x+y < x$
Multiplication	$2^W \leq x * y \leq (2^{W-1})^2$	$x \&\& (x*y)/x != y$

Signed Arithmetic

Operation	Overflow Condition	Overflow Detection
Addition	$2^{W-1} \leq x + y$ OR $x + y < -2^{W-1}$	$(x>0\&\& y>0 \&\& x+y<0) \mid \mid (x<0 \&\& y<0\&\& x+y>=0)$
Multiplication	$2^{W-1} \leq x * y$ OR $x * y < -2^{W-1}$	$x \&\& (x*y)/x != y$

IEEE Floating Point Representation

- Smallest positive unnormalized value: $2^{-n-2^{k-1}+2}$
- Largest positive unnormalized value: $(1 - 2^{-n}) \times 2^{-2^{k-1}+2}$
- Smallest positive normalized value: $2^{-2^{k-1}+2}$
- Largest positive normalized value: $(2-2^{\{-n\}}) \times 2^{\{2^{\{k-1\}}-1\}}$

第三章 程序的机器级表示

Registers

- Six registers used in parameter passing: %rdi, %rsi, %rdx, %rcx, %r8, %r9
- Caller-save registers: %rax, %rcx, %rdx, %rdi, %rsi, %r8, %r9, %r10, %r11
- Callee-save registers: %rbx, %rbp, %r12, %r13, %r14, %r15
- Floating point registers: %ymm0~%ymm15, all caller-saved, 256 bits
- Register names

1	%eax	%ax	%al
2	%ebx	%bx	%bl
3	%ecx	%cx	%cl
4	%edx	%dx	%dl
5	%esi	%si	%sil
6	%edi	%di	%dil
7	%ebp	%bp	%bpl
8	%esp	%sp	%spl
9	%r8d	%r8w	%r8b
# 9~15 likewise			

Machine Instructions

- `movq` accepts 32-bit immediate only and performs signed extension. `movabsq` writes 64-bit immediate to register (only register!).
- `movz1q` does not exist since the processor sets the high 32 bits to zero when copying to the low 32 bits. `movslq` exists. `cltq` sign-extends `%eax` to `%rax`, `cltq` sign-extends `%rax` to `%rdx:%rax`. All move instructions with extension accepts register / memory address as source, and register as destination.
- Unary and binary arithmetic / logical operations accepts immediate only at operand 1.
- Shift operations accepts only immediate / `%cl` as operand 1.
- `imulq`, `mulq`, `idivq`, `divq`

```

1  imulq    S    # %rdx:%rax = S * %rax  (After truncation they're the same,
2  mulq     S    # %rdx:%rax = S * %rax   but not before)
3  idivq    S    # %rax = %rdx:%rax / S
4           # %rdx = %rdx:%rax % S
5  divq     S    # %rax = %rdx:%rax / S
6           # %rdx = %rdx:%rax % S

```

- Condition codes in addition `t=a+b`

```

1  bool CF = (unsigned) t < (unsigned) a;
2  bool ZF = t == 0;
3  bool SF = t < 0;
4  bool OF = (a<0 == b<0) && (t<0 != a<0);

```

- Destination of set instructions can only be single-byte registers.

Floating point instructions

```

1  vmovss    S, D    # move single float
2  vmovsd    S, D    # move single double
3  vmovaps    S, D    # move aligned packed floats
4  vmovapd    S, D    # move aligned packed doubles
5
6  vcvttss2si(q) S, D    # convert and truncate float to int/long
7  vcvttss2si(q) S, D    # convert and truncate double to int/long
8  vcvtsi2ss(q) S, X, X # convert int/long to float
9  vcvtsi2sd(q) S, X, X # convert int/long to double
10
11 vunpcklps   X, X, X # unpack and interleave low bits of packed floats
12 vcvtps2pd   X, X    # convert packed floats to doubles
13
14 vmovddup    X, X    # move low bits of doubles to high
15 vcvtpd2psx   X, X    # convert packed doubles to floats
16
17 vaddss      S, R, R # operand 2 and destination must be a register
18 vsubss      S, R, R
19 vmulss      S, R, R
20 vdivss      S, R, R
21 vmaxss      S, R, R

```

```

22  vminss          S, R, R
23  sqrtss          S, R, R
24  vxorps          S, R, R
25  vandps          S, R, R
26
27  ucomiss          S, R    # if NaN, sets PF; operand 2 must be a register
28                      # use jbe or jp after comparison

```

第四章 处理器体系结构

Implementation of Machine Instructions

	OP	rrmov/cmovXX	irmov	rrmov	rrmov	jXX	call	push	ret	pop	iadd	leave
	rA, rB	rA, rB	V, rB	rA, D(rB)	D(rB), rA	Dest	Dest	rA		rA	V, rB	
Fetch	icode:ifun	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]
	rA:rB	M ₁ [PC+1]	M ₁ [PC+1]	M ₁ [PC+1]	M ₁ [PC+1]	M ₁ [PC+1]	M ₁ [PC+1]	M ₁ [PC+1]		M ₁ [PC+1]	M ₁ [PC+1]	M ₁ [PC+1]
	valC		M ₂ [PC+2]	M ₂ [PC+2]	M ₂ [PC+2]	M ₂ [PC+2]	M ₂ [PC+2]				M ₂ [PC+2]	
	valP	PC+2	PC+2	PC+10	PC+10	PC+10	PC+9	PC+2	PC+1	PC+2	PC+10	PC+1
Decode	valA	R[rA]	R[rA]	R[rA]	R[rA]	R[rA]		R[rA]	R[%rsp]	R[%rsp]	R[%rsp]	R[%rbp]
	valB	R[rB]		R[rB]	R[rB]		R[%rsp]	R[%rsp]	R[%rsp]	R[%rsp]	R[rB]	R[%rbp]
Execute	valE	valB OP valA	0+valC	valB+valC	valB+valC		valB+(-8)	valB+(-8)	valB+8	valB+8	valB+valC	valB+8
	cnd		Cond(CC, ifun)			Cond(CC, ifun)						
Memory	M ₂ [valE]			valA			valP	valA				
	valM				M ₂ [valE]				M ₂ [valA]	M ₂ [valA]		M ₂ [valA]
Writeback	R[%rsp]						valE	valE	valE	valE		valE
	R[rA]				valM					valM		
	R[rB]	ValE	valE if cnd	valE							valE	R[%rbp] = valM
PC Updt.	PC	valP	valP	valP	valP	cnd?valC:valP	valC	valP	valM	valP	valP	valP

- `valE` is always the address for memory access except it is used to update `%rsp`.
- `%rsp` is updated in `call`, `push`, `ret`, `pop` & `leave`.
- `rA` = `%rsp` in `ret` & `pop`.
- `rB` = `%rsp` in `call`, `push`, `ret` & `pop`.
- Memory write in `call`, `push`, `rrmov`; memory read in `ret`, `pop`, `rrmov`.

Important HCL Code

```

1  ## What address should instruction be fetched at
2  int f_pc = [
3      # Mispredicted branch. Fetch at incremented PC
4      M_icode == IJXX && !M_Cnd : M_valA;
5      # Completion of RET instruction.
6      W_icode == IRET : W_valM;
7      # Default: Use predicted value of PC
8      1 : F_predPC;
9  ];
10
11 # Predict next value of PC
12 int f_predPC = [
13     f_icode in { IJXX, ICALL } : f_valC;
14     1 : f_valP;
15 ];
16
17 ## What register should be used as the A source?
18 int d_srcA = [
19     D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
20     D_icode in { IPOPL, IRET } : RESP;
21     1 : RNONE; # Don't need register
22 ];
23
24 ## What register should be used as the B source?

```

```

25 int d_srcB = [
26     D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB;
27     D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
28     1 : RNONE; # Don't need register
29 ];
30
31 ## What register should be used as the E destination?
32 int d_dstE = [
33     D_icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL } : D_rB;
34     D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
35     1 : RNONE; # Don't write any register
36 ];
37
38 ## What register should be used as the M destination?
39 int d_dstM = [
40     D_icode in { IMRMOVL, IPOPL } : D_rA;
41     1 : RNONE; # Don't write any register
42 ];
43
44 ## What should be the A value?
45 ## Forward into decode stage for valA
46 int d_valA = [
47     D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
48     d_srcA == e_dstE : e_valE; # Forward valE from execute
49     d_srcA == M_dstM : m_valM; # Forward valM from memory
50     d_srcA == M_dstE : M_valE; # Forward valE from memory
51     d_srcA == W_dstM : W_valM; # Forward valM from write back
52     d_srcA == W_dstE : W_valE; # Forward valE from write back
53     1 : d_rvalA; # Use value read from register file
54 ];
55
56 int d_valB = [
57     d_srcB == e_dstE : e_valE; # Forward valE from execute
58     d_srcB == M_dstM : m_valM; # Forward valM from memory
59     d_srcB == M_dstE : M_valE; # Forward valE from memory
60     d_srcB == W_dstM : W_valM; # Forward valM from write back
61     d_srcB == W_dstE : W_valE; # Forward valE from write back
62     1 : d_rvalB; # Use value read from register file
63 ];
64
65 ## Select input A to ALU
66 int aluA = [
67     E_icode in { IRRMOVL, IOPL } : E_valA;
68     E_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E_valC;
69     E_icode in { ICALL, IPUSHL } : -4;
70     E_icode in { IRET, IPOPL } : 4;
71     # Other instructions don't need ALU
72 ];
73
74 ## Select input B to ALU
75 int aluB = [
76     E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
77         IPUSHL, IRET, IPOPL, IIADDL } : E_valB;

```

```

78     E_icode in { IRRMOVL, IIRMOVL } : 0;
79     # Other instructions don't need ALU
80 ];
81
82 ## Should the condition codes be updated?
83 bool set_cc = E_icode in { IOPL, IIADDL } &&
84     # State changes only during normal operation
85     !m_stat in { SADR, SINS, SHLT } && !w_stat in { SADR, SINS, SHLT };
86
87 ## Set dstE to RNONE in event of not-taken conditional move
88 int e_dstE = [
89     E_icode == IRRMOVL && !e_Cnd : RNONE;
90     1 : E_dstE;
91 ];
92
93 ## Select memory address
94 int mem_addr = [
95     M_icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
96     M_icode in { IPOPL, IRET } : M_valA;
97     # Other instructions don't need address
98 ];
99
100 ## Set read control signal
101 bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET };
102
103 ## Set write control signal
104 bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
105
106 # Should I stall or inject a bubble into Pipeline Register F?
107 # At most one of these can be true.
108 bool F_bubble = 0;
109 bool F_stall =
110     # Conditions for a load/use hazard
111     E_icode in { IMRMOVL, IPOPL } &&
112     E_dstM in { d_srcA, d_srcB } ||
113     # Stalling at fetch while ret passes through pipeline
114     IRET in { D_icode, E_icode, M_icode };
115
116 # Should I stall or inject a bubble into Pipeline Register D?
117 # At most one of these can be true.
118 bool D_stall =
119     # Conditions for a load/use hazard
120     E_icode in { IMRMOVL, IPOPL } &&
121     E_dstM in { d_srcA, d_srcB };
122
123 bool D_bubble =
124     # Mispredicted branch
125     (E_icode == IJXX && !e_Cnd) ||
126     # Stalling at fetch while ret passes through pipeline
127     # but not condition for a load/use hazard
128     !(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }) &&
129     IRET in { D_icode, E_icode, M_icode };
130

```

```

131 # Should I stall or inject a bubble into Pipeline Register E?
132 # At most one of these can be true.
133 bool E_stall = 0;
134 bool E_bubble =
135     # Mispredicted branch
136     (E_icode == IJXX && !e_Cnd) ||
137     # Conditions for a load/use hazard
138     E_icode in { IMRMOVL, IPOPL } &&
139     E_dstM in { d_srcA, d_srcB};
140
141 # Should I stall or inject a bubble into Pipeline Register M?
142 # At most one of these can be true.
143 bool M_stall = 0;
144 # Start injecting bubbles as soon as exception passes through memory stage
145 bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR, SINS, SHLT };
146
147 # Should I stall or inject a bubble into Pipeline Register W?
148 bool W_stall = W_stat in { SADR, SINS, SHLT };
149 bool W_bubble = 0;
150 /* $end pipe-all-hcl */

```

What's in pipeline registers?

1	F	predPC									
2	D	stat	icode:ifun	rA:rB	valC	valP					
3	E	stat	icode:ifun	valA	valC	valB	dstE	dstM	srcA	srcB	
4	M	stat	icode:ifun	valA	valE	Cnd	dstE	dstM			
5	W	stat	icode:ifun	valA	valE		dstE	dstM			

Exception Handling

- ret + load/use: D_stall only, no D_bubble

1	return	IRET in {D_icode, E_icode, M_icode}	F_stall && D_bubble
2	mispred. branch	E_icode == IJXX && !e_Cnd	D_bubble && E_bubble
3	load/use hazard	E_icode in {IMRMOVL, IPOPL} && E_dstM in {d_srcA, d_srcB}	F_stall && D_stall && E_bubble
4			
5	error	m_stat in {SADR, SINS, SHLT} W_stat in {SADR, SINS, SHLT}	M_bubble && not_set_cc
6			

第六章 储存器层次结构

DRAM (Dynamic Random-Access Memory)

- A DRAM with d supercells and w DRAM units each supercell stores $d \times w$ bits of information. Usually $w = 8$.
- Supercells are organized into an $r \times c$ array. Each supercell has an address (i, j) .

- The DRAM I/O chip consists of 2 address pins and 8 data pins. During memory access, Row Access Strobe request is sent from the memory controller through the address pins, and the chip moves the corresponding row to internal row buffer. When the CAS request is sent, the chip sends the contents of supercell (i, j) back to the controller.
- Multiple DRAMs form memory modules, which together with the memory controller, build up the main memory.
- FPM DRAM (VRAM) -> EDO DRAM -> SDRAM -> DDR SDRAM
FPM: Fast Page Mode
EDO: Extended Data Out
DDR S: Double Data-Rate Synchronous

Nonvolatile Memories, ROMs

- PROM -> EPROM -> EEPROM (Electrically Erasable Programmable Read Only Memory)

Cache

- Different kinds of cache miss: cold miss, conflict miss, capacity miss (p. 424).
- Cache visit time (cycles): L1: 4, L2: 10, L3: 50.
- $m = t + s + b$, where m is memory address length, t is tag length, 2^s is the number of sets and 2^b is block size.
- Write through -> Not-Write-Allocate (Simple to implement).
Write back -> Write-Allocate (keep data at low level caches).