第二章 信息的表示和处理

Unsigned Arithmetic

Operation	Overflow Condition	Overflow Detection			
Addition	$2^{W} \le x + y \le 2^{W+1} - 2$	x+y <x< td=""></x<>			
Multiplication	$2^{W} \le x * y \le (2^{W-1})^{2}$	x && (x*y)/x != y			

Signed Arithmetic

Operation	Overflow Condition	Overflow Detection					
Addition	$2^{W-1} \le x + y \text{ OR } x + y < -2^{W-1}$	(x>0&& y>0 && x+y<0) (x<0 && y<0&& x+y>=0)					
Multiplication	$2^{W-1} \le x * y OR x * y < -2^{W-1}$	x && (x*y)/x != y					

IEEE Floating Point Representation

- ullet Smallest positive unnormalized value: $2^{-n-2^{k-1}+2}$
- ullet Largest positive unnormalized value: $(1-2^{-n}) imes 2^{-2^{k-1}+2}$
- ullet Smallest positive normalized value: $2^{-2^{k-1}+2}$
- Largest positive normalized value: \$(2-2^{-n}) \times 2^{2^{k-1}-1}\$

第三章 程序的机器级表示

Registers

- Six registers used in parameter passing: %rdi, %rsi, %rdx, %rcx, %r8, %r9
- Caller-save registers: %rax, %rcx, %rdx, %rdi, %rsi, %r8, %r9, %r10, %r11
- Callee-save registers: %rbx, %rbp, %r12, %r13, %r14, %r15
- Floating point registers: %ymm0~%ymm15, all caller-saved, 256 bits
- Register names

1	%eax	%ax	%al		
2	%ebx	%bx	%bl		
3	%ecx	%cx	%cl		
4	%edx	%dx	%dl		
5	%esi	%six	%sil		
6	%edi	%dix	%dil		
7	%ebp	%bp	%bpl		
8	%esp	%sp	%spl		
9	%r8d	%r8w	%r8b	# 9~15 likewise	

Machine Instructions

- movq accepts 32-bit immediate only and performs signed extension. movabsq writes 64-bit immediate to register (only register!).
- movzlq does not exist since the processor sets the high 32 bits to zero when copying to the low 32 bits. movslq exists. cltq sign-extends %eax to %rax, clto sign-extends %rax to %rdx:%rax. All move instructions with extension accepts register / memory address as source, and register as destination.
- Unary and binary arithmetic / logical operations accepts immediate only at operand 1.
- Shift operations accepts only immediate / %cl as operand 1.
- imulq , mulq , idivq , divq

• Condition codes in addition t=a+b

```
bool CF = (unsigned) t < (unsigned) a;
bool ZF = t == 0;
bool SF = t < 0;
bool OF = (a<0 == b<0) && (t<0 != a<0);</pre>
```

• Destination of set instructions can only be single-byte registers.

Floating point instructions

```
vmovss
                 S, D # move single float
1
   vmovsd
                 S, D # move single double
2
                S, D # move aligned packed floats
3 vmovaps
4 vmovapd
                S, D # move aligned packed doubles
5
6 vcvttss2si(q) S, D # convert and truncate float to int/long
   vcvttsd2si(q) S, D # convert and truncate double to int/long
7
8 vcvtsi2ss(q) S, X, X # convert int/long to float
9
   vcvtsi2sd(q) S, X, X # convert int/long to double
10
11 vunpcklps
                X, X, X # unpack and interleave low bits of packed floats
   vcvtps2pd
12
                X, X # convert packed floats to doubles
13
                X, X # move low bits of doubles to high
14 vmovddup
   vcvtpd2psx
15
                X, X # convert packed doubles to floats
16
17
   vaddss
               S, R, R # operand 2 and destimation must be a register
18 vsubss
                S, R, R
19 vmulss
                 S, R, R
20 vdivss
                 S, R, R
21 vmaxss
                 S, R, R
```

第四章 处理器体系结构

Implementation of Machine Instructions

		OP	rrmov/cmovXX rA, rB	irmov V, rB	rmmov rA, D(rB)	mrmov D(rB), rA	jXX Dest	call Dest	push rA	ret	pop rA	iadd V, rB	leave
		rA, rB											
Fetch	icode:ifun	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M₁[PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]	M ₁ [PC]
	rA:rB	M ₁ [PC+1]	M ₁ [PC+1]	M ₁ [PC+1]	M ₁ [PC+1]	M ₁ [PC+1]			M ₁ [PC+1]		M ₁ [PC+1]	M ₁ [PC+1]	
	valC			M ₈ [PC+2]				Ms[PC+2]					
	valP	PC+2	PC+2	PC+10	PC+10	PC+10	PC+9	PC+9	PC+2	PC+1	PC+2	PC+10	PC+1
Decode	valA	R[rA]	R[rA]		R[rA]	R[rA]			R[rA]	R[%rsp]	R[%rsp]		R[%rbp]
	valB	R[rB]			R[rB]	R[rB]		R[%rsp]	R[%rsp]	R[%rsp]	R[%rsp]	R[rB]	R[%rbp]
Execute	valE	valB OP valA		0+valC	valB+valC	valB+valC		valB+(-8)	valB+(-8)	valB+8	valB+8	valB+valC	valB+8
	cnd		Cond(CC, ifun)				Cond(CC, ifun)						
Memory	M ₈ [valE]				valA			valP	valA				
	valM					M ₈ [valE]				Ms[valA]	Ms[valA]		Ms[valA]
Writeback	R[%rsp]							valE	valE	valE	valE		valE
	R[rA]					valM					valM		
	R[rB]	ValE	valE if cnd	valE								valE	R[%rbp] = valM
PC Updt.	PC	valP	valP	valP	valP	valP	cnd?valC:valP	valC	valP	valM	valP	valP	valP

- valE is always the address for memory access except it is used to update %rsp.
- %rsp is updated in call, push, ret, pop & leave.
- rA = %rsp in ret & pop.
- rB = %rsp in call, push, ret & pop.
- Memory write in call, push, rmmov; memory read in ret, pop, mrmov.

Important HCL Code

```
## What address should instruction be fetched at
   int f_pc = [
2
 3
        # Mispredicted branch. Fetch at incremented PC
4
        M_icode == IJXX && !M_Cnd : M_valA;
 5
       # Completion of RET instruction.
        W_icode == IRET : W_valM;
 6
7
        # Default: Use predicted value of PC
8
        1 : F_predPC;
9
   ];
10
11 # Predict next value of PC
12 int f_predPC = [
        f_icode in { IJXX, ICALL } : f_valC;
13
14
        1 : f_valP;
15
    ];
16
17 | ## What register should be used as the A source?
18
    int d_srcA = [
        D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
19
20
        D_icode in { IPOPL, IRET } : RESP;
21
       1 : RNONE; # Don't need register
22
   ];
23
24 | ## What register should be used as the B source?
```

```
25
   int d srcB = [
        D icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D rB;
26
27
        D icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
        1 : RNONE; # Don't need register
28
29
   1;
30
31
   ## What register should be used as the E destination?
32
    int d dstE = [
33
        D icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL } : D rB;
        D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
34
35
        1 : RNONE; # Don't write any register
36
    ];
37
   ## What register should be used as the M destination?
38
39
    int d_dstM = [
40
        D_icode in { IMRMOVL, IPOPL } : D_rA;
41
        1 : RNONE; # Don't write any register
42
    ];
43
44
    ## What should be the A value?
45
    ## Forward into decode stage for valA
    int d_valA = [
46
47
        D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
48
        d_srcA == e_dstE : e_valE; # Forward valE from execute
49
        d_srcA == M_dstM : m_valM; # Forward valM from memory
50
        d_srcA == M_dstE : M_valE; # Forward valE from memory
        d_srcA == W_dstM : W_valM; # Forward valM from write back
51
52
        d_srcA == W_dstE : W_valE; # Forward valE from write back
53
        1 : d_rvalA; # Use value read from register file
54
    ];
55
56
   int d_valB = [
        d_srcB == e_dstE : e_valE; # Forward valE from execute
57
        d_srcB == M_dstM : m_valM; # Forward valM from memory
58
59
        d_srcB == M_dstE : M_valE; # Forward valE from memory
60
        d_srcB == W_dstM : W_valM; # Forward valM from write back
61
        d_srcB == W_dstE : W_valE;
                                    # Forward valE from write back
        1 : d_rvalB; # Use value read from register file
62
63
    ];
64
   ## Select input A to ALU
65
66
    int aluA = [
67
        E_icode in { IRRMOVL, IOPL } : E_valA;
        E_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E_valC;
68
69
        E_icode in { ICALL, IPUSHL } : -4;
70
        E_icode in { IRET, IPOPL } : 4;
71
        # Other instructions don't need ALU
72
   ];
73
74
    ## Select input B to ALU
75
   int aluB = [
        E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
76
77
                 IPUSHL, IRET, IPOPL, IIADDL } : E_valB;
```

```
E icode in { IRRMOVL, IIRMOVL } : 0;
 78
 79
         # Other instructions don't need ALU
 80
    ];
 81
 82 ## Should the condition codes be updated?
 83 bool set_cc = E_icode in { IOPL, IIADDL } &&
 84
         # State changes only during normal operation
 85
         !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS, SHLT };
 86
 87
     ## Set dstE to RNONE in event of not-taken conditional move
 88
     int e_dstE = [
         E_icode == IRRMOVL && !e_Cnd : RNONE;
 89
 90
         1 : E_dstE;
 91
    ];
 92
 93 ## Select memory address
 94 int mem_addr = [
 95
         M_icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
 96
         M_icode in { IPOPL, IRET } : M_valA;
 97
         # Other instructions don't need address
98
    ];
99
100 | ## Set read control signal
101 bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET };
102
103
     ## Set write control signal
104 bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
105
106 # Should I stall or inject a bubble into Pipeline Register F?
     # At most one of these can be true.
107
108 | bool F_bubble = 0;
109 | bool F_stall =
         # Conditions for a load/use hazard
110
         E_icode in { IMRMOVL, IPOPL } &&
111
112
         E_dstM in { d_srcA, d_srcB } ||
113
         # Stalling at fetch while ret passes through pipeline
114
         IRET in { D_icode, E_icode, M_icode };
115
116 | # Should I stall or inject a bubble into Pipeline Register D?
117
     # At most one of these can be true.
118 | bool D_stall =
119
         # Conditions for a load/use hazard
         E_icode in { IMRMOVL, IPOPL } &&
120
121
          E_dstM in { d_srcA, d_srcB };
122
123 | bool D_bubble =
124
         # Mispredicted branch
125
         (E_icode == IJXX && !e_Cnd) ||
126
         # Stalling at fetch while ret passes through pipeline
         # but not condition for a load/use hazard
127
128
         !(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }) &&
129
           IRET in { D_icode, E_icode, M_icode };
130
```

```
131 # Should I stall or inject a bubble into Pipeline Register E?
     # At most one of these can be true.
132
133
     bool E_stall = 0;
     bool E bubble =
134
         # Mispredicted branch
135
         (E_icode == IJXX && !e_Cnd) ||
136
         # Conditions for a load/use hazard
137
138
         E_icode in { IMRMOVL, IPOPL } &&
139
         E_dstM in { d_srcA, d_srcB};
140
141
     # Should I stall or inject a bubble into Pipeline Register M?
     # At most one of these can be true.
142
143
     bool M_stall = 0;
     # Start injecting bubbles as soon as exception passes through memory stage
144
145
     bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR, SINS, SHLT };
146
     # Should I stall or inject a bubble into Pipeline Register W?
147
148 | bool W_stall = W_stat in { SADR, SINS, SHLT };
149
     bool W_bubble = 0;
150
     #/* $end pipe-all-hcl */
```

What's in pipeline registers?

```
F
      predPC
2
  D
      stat
              icode:ifun rA:rB
                                 valC
                                         valP
3
  E stat
              icode:ifun valA
                                 valC
                                         valB
                                                dstE
                                                        dstM
                                                                srcA
                                                                       srcB
  M stat
              icode:ifun valA
4
                                 valE
                                         Cnd
                                                dstE
                                                        dstM
5
      stat
              icode:ifun valA
                                 valE
                                                 dstE
                                                        dstM
```

Exception Handling

• ret + load/use: D_stall only, no D_bubble

```
return
                       IRET in {D_icode, E_icode, M_icode}
                                                                F_stall && D_bubble
   mispred. branch
                       E_icode == IJXX && !e_Cnd
                                                                D_bubble && E_bubble
3
   load/use hazard
                       E_icode in {IMRMOVL, IPOPL} &&
                                                                F_stall && D_stall
4
                           E_dstM in {d_srcA, d_srcB}
                                                                    && E_bubble
5
                       m_stat in {SADR, SINS, SHLT} ||
                                                                M_bubble && not_set_cc
   error
6
                           W_stat in {SADR, SINS, SHLT}
```

第六章 储存器层次结构

DRAM (Dynamic Random-Access Memory)

- A DRAM with d supercells and w DRAM units each supercell stores $d \times w$ bits of information. Usually w=8.
- Supercells are organized into an $r \times c$ array. Each supercell has an address (i, j).

- The DRAM I/O chip consists of 2 address pins and 8 data pins. During memory access, Row Access Strobe request is sent from the memory controller through the address pins, and the chip moves the corresponding row to internal row buffer. When the CAS request is sent, the chip sends the contents of supercell (i,j) back to the controller.
- Multiple DRAMs form memory modules, which together with the memory controller, build up the main memory.
- FPM DRAM (VRAM) -> EDO DRAM -> SDRAM -> DDR SDRAM

FPM: Fast Page Mode

EDO: Extended Data Out

DDR S: Double Data-Rate Synchronous

Nonvolatile Memories, ROMs

• PROM -> EPROM -> EEPROM (Electrically Erasable Programmable Read Only Memory)

Cache

- Different kinds of cache miss: cold miss, conflict miss, capacity miss (p. 424).
- Cache visit time (cycles): L1: 4, L2: 10, L3: 50.
- m = t + s + b, where m is memory address length, t is tag length, t is the number of sets and t is block size.
- Write through -> Not-Write-Allocate (Simple to implement).

Write back -> Write-Allocate (keep data at low level caches).