APPROACHES (SCIENTIFIC METHOD)

ANALYTICAL FOUNDATIONS EXPERIMENT DESIGN MODEL VALIDATION RESOURCE WORKLOAD DATA COLLECTION **PROVISION SELECTION** 1. POWER ATTRIBUTION PRINCIPLE 1.011 (a) GUEST VEs: DYNAMIC POWER ONLY (b) HOST/ROOT **VM: STATIC ONLY 10. COMPUTING RESOURCE** 1.012 (a) DATA PLANE (b) VIRTUAL IO (c) NETWORK FUNCTION 6. MANAGED (AT SETUP TIME) 14. SIMULATION **CONSUMPTION METRIC (predictor)** 8. RESOURCE SPECIFIC 14.01 USING DISCRETE-EVENT DRIVEN **6.01 MANUAL FREQUENCY SCALING** 1.013 (a) IDLE POWER (b) W/L POWER EXCL. TEMP-DEPENDENT 8.01 Processor-intensive W/L **PROGRAM** 10.011 μ-ARCH EVENT EFFECTS (c) TEMP.-DEPENDENT ADDITIONAL POWER 6.02 USE TIME-BASED INTERRUPT INSTRUMENTATION (8.02 Memory-intensive W/L) 1.01 DECOMPOSITION **COALESCENCE ON NIC** 10.012 μ-ARCH POWER 8.03 Network-intensive W/L 1.02 ATTRIBUTION OF BOTH STATIC AND DYNAMIC POWER TO 6.03 HARDWARE THREADS **INSTRUMENTATION GUEST VEs** 15. USE TEST DATA IN POST-TRAINING PHASE 8.04 Mass-storage-intensive 1.03 DIRECT ENERGY ACCOUNTING TO EACH I/O REQUEST: DISK **10.013 VIRTUAL MSRs FOR EVENT** 6.04 NIC DATA RATE CAPACITY or W/L STATE, POWER CONS. IN DISK STATE, TRANSFER RATE, REQUEST **INSTRUM.** UTILIZATION 8.05 CPU CORE SPECIFIC W/L SIZE. 10.01 IN MICROARCHITECTURE 6.051 BIND vCPU TO HARDWARE 8.06 MEM-HIER.-LEVEL **16. CORROBORATION THROUGH EXPERIMENTATION** 2. MODELLING BIAS **THREAD** SPECIFIC W/L 2.01 LINEAR REGRESSION **10.021 PROCESSOR UTILIZATION** 6.052 BIND VCPU TO PHYSICAL 8.07 MULTI-CORE, CORE-2.02 POLYNOMIAL REGRESSION SPECIFIC, PROGRESSIVE **10.022 CONTAINER UTILIZATION** 2.03 SUB-LINEAR REGRESSION UTILIZATION 6.053 BIND DPDK TO PHYSICAL 10.023 HDD IOPS/DATA RATE/ACTIVE 2.04 GAUSSIAN MIXTURE MODELLING 17. MODEL ADAPTATION TECHNIQUE TIME 2.05 SUPPORT VECTOR REGRESSION 6.054 APPLY NUMA CONSTRAINT 2.06 CLASSIFICATION OF DATA **10.024 INSTRUMENTATION INSIDE** 17.01 MODELLING ON DEMAND: TRAIN A NEW **CUSTOM I/O DEVICE EMULATOR** POWER MODEL FOR UNKNOWN (WORKLOAD/ 2.07 PRINCIPAL COMPONENT ANALYSIS 6.055 BIND CORE TO NETWORK **RESOURCE-CONFIGURATION/HOST** 2.08 HYPOTHESIS: POWER AS QUADRATIC(EFF. FREQ.) PORT **10.025 MEMORY USAGE** 2.09 HYPOTHESIS: POWER AS QUADRATIC(TEMP.) 17.02 EXTEND THE SET OF COUNTERS WHEN 9. REPRESENTATIVE OF REAL USE 6.056 BIND VM TO PHYSICAL POWER CONSUMPTION UNDER A WORKLOAD 2.10 METAHEURISTICS **10.026 INSTRUMENTATION INSIDE** CORE DOES NOT FIT THE MODEL 9.01 TPC-W / Web Search 2.11 PROCESSOR MODELLED AS A SINGLE QUEUE, SINGLE TRAFFIC SINK TOOL (e.g. iperf) **SERVER WITH VACATION & SETUP TIME** 17.03 DIVIDE RESOURCE UTIL RANGE & OFFLINE 9.02 FILE TRANSFER 6.057 BIND INTERRUPT MODEL EACH SUB-RANGE TO CAPTURE UNIQUE 2.12 PACKET TRAFFIC ARRIVAL IS BMAP 10.02 ABSTRACTED BY SYSTEM SOFTWARE HANDLING TO A PHYSICAL CORE 9.03 MULTIPLE, **SUB-RANGE BEHAVIOUR** 2.13 MULTI-LAYER PERCEPTRON **CONCURRENT HTTP** 2.14 DECISION TREE REGRESSION 6.05 AFFINITY TECHNIQUES **DOWNLOADS** .1 EVENTS OCCURRING IN A VE'S OP-TIME 9.04 Representative 11. WORKLOAD METRIC (predictor) processor-intensive 6.061 USE A MENU OF VM .2 EVENTS ARISING OUT OF ACTIVITIES OF 3. GREEN OPERATING PRINCIPLES 11.01 N/W TX DATA RATE (CPU2006, CPU2000, **RESOURCE CONFIGS EMULATING DRIVERS ON BEHALF OF VE** 3.01 RUN-TO-COMPLETION AUGMENTED BY LPI AND BYTEmark, 11.02 NUMBER OF PROCESSES 6.062 USE A MENU OF NETWORK IO .3 EVENTS OCCURRING IN A THREAD'S OP-SPECpower_ssj2008) ADAPTATION OF POWER STATE ON RESUMPTION 11.03 NUMBER OF THREADS **PLATFORMS** TIME 11.04 WEB INTERACTIONS/S 9.05 STRESS-NG 3.02 RUN-TO-COMPLETION **6.06 USE A SET OF RESOURCE** .4 DECOMPOSITION OF SYSTEM POWER INTO 11.05 N/W PACKET RATE 9.06 NASA PARALLEL **CONFIGURATIONS VE POWER THROUGH CPU-UTIL.** 3.03 RUN-TO-COMPLETION AUGMENTED BY LPI **BENCHMARKS** 11.06 PACKET MTU 3.04 USE LOW-POWER INSTRUCTION INSTEAD OF LOW-17.04 MULTIPLE CONCURRENT VEs: TDM 6.07 FORCE IDLE 9.07 GCC 11.07 FRAMES PER SECOND POWER IDLE AND USE PROCESSOR-UTILIZATION-DRIVEN **ADAPTATION OF P-STATE** 11.08 INFERENCES PER SECOND 6.08 USE SOFTWARE NETWORK **9.08 PARSEC** 11.09 MIPS SWITCH. 9.09 MISC SMALL PROGS. 9.10 MULTIMEDIA TRAFFIC 4. PHYSICAL ANALYSIS 9.11 REAL-WORLD TRAFFIC 4.01 PROCESSOR SUBUNIT PHYSICAL ANALYSIS, **TRACE** INCL. (IMPLICIT) USE OF DENNARD'S LAW & SWITCHING 7. OPERATING TIME 9.12 BMAP TRAFFIC **FREQUENCY** 7.01 ADJUST P-STATE & LOW-**STREAM** 4.02 PHYSICAL ANALYSIS OF CAUSES OF MOS POWER POWER-INSTRUCTION TIME **DIRECT POWER MEASUREMENT** 9.13 TRANSCODING TO HEVC CONSUMPTION **ACCORDING TO PROC. UTIL. STREAM** 12.01 SYSTEM POWER METER THRESHOLD OBTAINED USING Q-9.14 AUTOMATED IMAGE **ING MODEL** 12.02 POWER SUPPLY OUTPUT 5. IDENTIFICATION OF METRIC **CLASSIFICATION** OF ENERGY EFFICIENCY 7.02 ADJUST P-STATE & C-STATE **ACCORDING TO PAST LOAD** 5.01 J/Web interaction SAMPLE 5.02 hash/J **5.03 GFLOP/W** 7.03 AUTOMATED FREQUENCY HARDWARE INSTRUMENTATION OF PREDICTORS **ADJUSTMENT** 5.04 J/bit 13.01 CPU PACKAGE TEMP. 7.04 AUTOMATED ADJUSTMENT OF **13.02 FAN SPEED #THREADS**

13.03 PACKET TIMESTAMP ON NIC