

STM32 Low-Power Modes and Wake-Up Mechanisms

Technical Presentation & Architecture Analysis

Prepared by Hundaol Dejen Segni

1. Device Selection & Reference Material

Selected Microcontroller

- **Family:** STM32L4 Series (Ultra-low-power)
- **Device:** STM32L476xx
- **Core:** ARM Cortex-M4 with FPU (80 MHz max)

Official Sources

- **Datasheet:** DS10198 - STM32L476xx Electrical and Hardware characteristics.
- **Reference Manual:** RM0351 - STM32L4x6 Advanced ARM-based 32-bit MCUs (Register definitions, architectural details).

- **Target Use:** Ideal for deeply embedded systems requiring extensive battery life without compromising on processing power.

- **Programming Manual:** PM0214 - Cortex-M4 Generic User Guide.

2. STM32 Architecture Overview

The STM32L476 architecture is designed around an advanced bus matrix (AHB/APB) allowing parallel operations between the core and peripherals.

- **Cortex-M4 Core:** Executes instructions, handles systemic exceptions. Integrates the System Control Block (SCB) and NVIC.
- **Clock System (RCC):** Highly flexible multi-oscillator tree. Sources include MSI (Multi-Speed Internal, down to 100kHz for low power), HSI (16MHz), LSI (32kHz), and LSE (32.768kHz for precise RTC).
- **GPIO & EXTI:** Pins can be configured via **MODER**, **PUPDR**. Any GPIO can map to the External Interrupt/Event Controller (EXTI) to act as a wake-up source.
- **NVIC (Interrupt Controller):** Handles up to 82 maskable interrupt channels with 16 programmable priority levels. Tightly coupled with the core for ultra-fast latency.
- **Power-Control System (PWR):** Manages the main Voltage Regulator (LDO/SMPS), VDD domain, and the independent Backup domain (VBACKUP) which powers the RTC and backup registers when main power is lost.

3. Low-Power Modes Comparison

The STM32L476 supports several low-power modes to optimize the performance-power balance.

Mode	Core State	Clocks & Peripherals	RAM / Registers	Wake -U p Time	Relative Power
Sleep	Stopped	Any peripheral can be kept running.	Retained	Instant (few cycles)	Low
Stop (0, 1, 2)	Stopped	High-speed clocks OFF. LSI/LSE ON. Some peripherals (LPTIM, LPUART) active.	Retained (SRAM1, SRAM2)	Fast (~5 μ s)	Very Low
Standby	Off	All clocks OFF except LSI/LSE. RTC active.	Only SRAM2 (optional) and Backup Regs	Slow (~14 μ s)	Ultra Low
Shutdown	Off	LDO OFF. All clocks OFF except LSE.	Lost (except Backup Regs)	Very Slow (~260 μ s)	Lowest (few nA)

4. Critical Registers for Low-Power Operation

Navigating the transition from bare-metal programming to the STM32 requires understanding the hierarchy of its registers. Power control involves the Core, the PWR peripheral, and the RCC.

1. Cortex-M System Control Register (SCB->SCR)

- **SLEEPDEEP** bit: When 0, executing WFI/WFE enters **Sleep** mode. When 1, it prepares the core to enter deep sleep (**Stop** or **Standby**, depending on PWR registers).
- **SLEEPONEXIT** bit: When set, the MCU automatically re-enters sleep mode as soon as it exits an ISR. Excellent for purely event-driven designs.

2. Power Control Registers (PWR)

- **PWR_CR1** (Control Register 1): The LPMS[2:0] bits (Low-power mode selection) dictate what happens when SLEEPDEEP = 1. They select between Stop 0, Stop 1, Stop 2, Standby, or Shutdown.
- **PWR_CR3** (Control Register 3): Contains the RRS bit (SRAM2 retention in Standby mode).

3. RCC & Interrupt Control (EXTI / NVIC)

- **RCC_CFGR**: STOPWUCK bit selects the wake-up clock (MSI or HSI16) upon exiting Stop mode.
- **EXTI_IMR1** / **EXTI_EMR1**: Interrupt/Event Mask Registers. You must unmask the specific EXTI line to allow a GPIO or RTC event to wake the MCU.
- **NVIC_ISERx**: Interrupt Set-Enable Registers. Must be configured if waking via WFI to allow the interrupt to vector to its handler.

5. WFI vs. WFE (Wait For Interrupt / Event)

Wait For Interrupt (WFI)

Wait For Event (WFE)

Suspends execution until a peripheral or external interrupt arrives. The NVIC must have the interrupt enabled. Upon wake-up, the Cortex-M core vectors directly to the Interrupt Service Routine (ISR) before resuming main code execution.

Suspends execution until an event occurs. This can be an EXTI line configured as an "Event" (in EXTI_EMR) or the SEV instruction. WFE does **not** necessarily trigger an ISR, allowing the CPU to resume execution immediately at the next instruction.

6. Wake-Up Sources & Mechanisms

To safely exit low-power modes (especially Deep Sleep), specific hardware mechanisms remain active to trigger the wake-up sequence.

- **External Interrupts (EXTI via GPIO):** Any GPIO pin can be mapped to an EXTI line. Configurable for rising, falling, or both edges. Used to wake the system from a user button press or external sensor threshold.
- **RTC (Real-Time Clock):** Runs in the backup domain. It can generate Alarms, periodic Wake-up Timer events, or Timestamp events. Crucial for waking up the MCU from Standby/Shutdown at specific intervals.
- **LPTIM (Low-Power Timer):** Unlike standard timers that shut down in Stop mode, LPTIM can run on the LSI/LSE clock and count external pulses or generate PWM even when the main core and high-speed clocks are completely halted.
- **WKUP Pins:** Specific dedicated Wake-up pins that can force the MCU out of Standby or Shutdown mode without requiring full EXTI configuration.

Practical Application

In a smart environmental sensor: The MCU stays in **Stop 2** mode. The LPTIM counts pulses from an anemometer (wind sensor) without waking the CPU. Once per minute, the **RTC Alarm** wakes the MCU via EXTI. The MCU transmits the data, clears the timer, and executes **WFI** to immediately return to Stop 2 mode.

7. Final Comparison: ATmega328P vs STM32 Low-Power Operation

Transitioning from bare-metal 8-bit AVR architectures to 32-bit ARM Cortex-M requires understanding how power-control concepts map between platforms, particularly at the register level.

Feature / Architecture	ATmega328P (8-bit AVR)	STM32 (32-bit Cortex-M)
Sleep Modes Overview	Idle, ADC Noise Reduction, Power-down, Power-save, Standby, Extended Standby.	Sleep, Low-power Sleep, Stop (0, 1, 2), Standby, Shutdown.
Deepest Low-Power Mode	Power-down (~0.1 µA). Oscillator stopped. Wake-up only via WDT or external interrupts.	Shutdown (~0.03 µA). LDO disabled, no RAM retained. Wake-up via LSE, RTC, or WKUP pins.
Core Sleep-Control Registers	SMCR (Sleep Mode Control Register): Set SM2:0 for mode, then set SE (Sleep Enable). Executes sleep asm instruction.	SCB->SCR (Set SLEEPDEEP). PWR_CR1 (Set LPMS bits). Executes WFI or WFE.
Peripheral Power Registers	PRR (Power Reduction Register): Individually shut down clocks to ADC, TWI, SPI, USART.	RCC_AHBENR / APB1ENR : Clock gating for every single peripheral bus in the complex tree.
External Interrupt Wake-Up	INT0, INT1 (Level/Edge). PCINT (Pin Change) on specific ports.	EXTI Controller : Any GPIO pin can be mapped to an EXTI line to wake from Stop mode.

Timer Operation in Sleep	Timer2 can run asynchronously in Power-save mode using a 32kHz crystal to keep time.	LPTIM (Low-Power Timer) runs in Stop mode. RTC provides calendar/alarms in all modes including Standby.
RAM Retention	SRAM fully retained in all sleep modes.	SRAM1/2 retained in Stop. SRAM2 can be selectively retained in Standby via PWR_CR3 .
Typical Applications	Basic battery-operated data loggers, standalone remote controls, DIY bare-metal projects.	Advanced IoT edge nodes, smartwatches, industrial wireless sensors, complex battery management.