



Architecturally Leaking Data from the Microarchitecture

Black Hat USA 2022

Pietro Borrello

Sapienza University of Rome

Moritz Lipp
Amazon Web Services

Andreas Kogler

Graz University of Technology

Daniel Gruss

Graz University of Technology

Martin Schwarzl

Graz University of Technology

Michael Schwarz

CISPA Helmholtz Center for Information Security





ÆPIC Leak: Architecturally Leaking **Uninitialized** Data from the Microarchitecture

Black Hat USA 2022

Pietro Borrello

Sapienza University of Rome

Moritz Lipp

Amazon Web Services

Andreas Kogler

Graz University of Technology

Daniel Gruss

Graz University of Technology

Martin Schwarzl

Graz University of Technology

Michael Schwarz

CISPA Helmholtz Center for Information Security





• First architectural bug leaking data without a side channel





- First architectural bug leaking data without a side channel
- Not a transient execution attack





- First architectural bug leaking data without a side channel
- Not a transient execution attack
- Deterministically leak stale data from SGX enclaves





- First architectural bug leaking data without a side channel
- Not a transient execution attack
- Deterministically leak stale data from SGX enclaves
- No hyperthreading required





- First architectural bug leaking data without a side channel
- Not a transient execution attack
- Deterministically leak stale data from SGX enclaves
- No hyperthreading required
- 10th, 11th, and 12th gen Intel CPUs affected



- 1. ÆPIC Leak
- 2. Understand what we leak
- 3. Control what we leak
- 4. Exploit ÆPIC Leak
- 5. **Mitigations**

What is ÆPIC Leak?

Advanced Programmable Interrupt Controller (APIC)





Generate, receive and forward interrupts in modern CPUs.

- Local APIC for each CPU
- I/O APIC towards external devices
- Exposes registers



• Memory-mapped APIC registers

Timer					0x00
Thermal					0x10
ICR bits 0-31					0x20
ICR bits 32-63					0x30
	0	4	8	12	



- Memory-mapped APIC registers
 - Controlled by MSR IA32_APIC_BASE (default 0xFEE00000)


0xFEE00000:

Timer					0x00
Thermal					0x10
ICR bits 0-31					0x20
ICR bits 32-63					0x30
	0	4	8	12	'



- Memory-mapped APIC registers
 - Controlled by MSR IA32_APIC_BASE (default 0xFEE00000)
 - Mapped as 32bit values, aligned to 16 bytes

0xFEE00000:





- Memory-mapped APIC registers
 - Controlled by MSR IA32_APIC_BASE (default 0xFEE00000)
 - Mapped as 32bit values, aligned to 16 bytes
 - Should not be accessed at bytes 4 through 15.

0xFEE00000:





Any access that touches bytes 4 through 15 of an APIC register may cause undefined behavior and must not be executed. This undefined behavior could include hangs, incorrect results, or unexpected exceptions.



Any access that touches bytes 4 through 15 of an APIC register may cause undefined behavior and must not be executed. This undefined behavior could include hangs, incorrect results, or unexpected exceptions.

Let's try this!



```
u8 *apic_base = map_phys_addr(0xFEE00000);
dump(&apic_base[0]);
dump(&apic_base[4]);
dump(&apic_base[8]);
dump(&apic_base[12]);
/* ... */
output:
```

Tweetable PoC



```
u8 *apic_base = map_phys_addr(0xFEE00000);
dump(&apic_base[0]); // no leak
dump(&apic_base[4]);
dump(&apic_base[8]);
dump(&apic_base[12]);
/* ... */
output:
FEE00000: 00 00 00 00
```

Tweetable PoC



```
u8 *apic_base = map_phys_addr(0xFEE00000);
dump(&apic_base[0]); // no leak
dump(&apic_base[4]); // LEAK!
dump(&apic_base[8]);
dump(&apic_base[12]);
/* ... */
output:
FEE000000: 00 00 00 00 57 41 52 4E
                                                     ...WARN
```



```
u8 *apic_base = map_phys_addr(0xFEE00000);
dump(&apic_base[0]); // no leak
dump(&apic_base[4]); // LEAK!
dump(&apic_base[8]); // LEAK!
dump(&apic_base[12]);
/* ... */
output:
FEE000000: 00 00 00 00 57 41 52 4E 5F 49 4E 54
                                                     ....WARN_INT
```



```
u8 *apic_base = map_phys_addr(0xFEE00000);
dump(&apic_base[0]); // no leak
dump(&apic_base[4]); // LEAK!
dump(&apic_base[8]); // LEAK!
dump(&apic_base[12]); // LEAK!
/* ... */
output:
FEE00000: 00 00 00 00 57 41 52 4E 5F 49 4E 54 45 52 52 55 ....WARN INTERRU
```

FEE00000:

FEE00010: FEE00020:

FEE00030:



```
u8 *apic_base = map_phys_addr(0xFEE00000);
dump(&apic_base[0]); // no leak
dump(&apic_base[4]); // LEAK!
dump(&apic_base[8]); // LEAK!
dump(&apic_base[12]); // LEAK!
/* ... */
output:
```

00 00 00 00 57 41 52 4E 5F 49 4E 54 45 52 52 55WARN_INTERRU
00 00 00 00 4F 55 52 43 45 5F 50 45 4E 44 49 4EOURCE_PENDIN

00 00 00 00 46 49 5F 57 41 52 4E 5F 49 4E 54 45FI WARN INTE

00 00 00 00 54 5F 53 4F 55 52 43 45 5F 51 55 49T SOURCE QUI

Pietro Borrello (♥@borrello_pietro) An

What are we leaking?



We architecturally read stale values!

What are we leaking?



We architecturally read stale values!

Data?

FEE000000: 00 00 00 00 57 41 52 4E 5F 49 4E 54 45 52 52 55WARN_INTERRU

FEE00010: 00 00 00 00 4F 55 52 43 45 5F 50 45 4E 44 49 4EOURCE_PENDIN



We architecturally read stale values!

Data?

FEE00000: 00 00 00 00 57 41 52 4E 5F 49 4E 54 45 52 52 55WARN_INTERRU

FEE00010: 00 00 00 00 4F 55 52 43 45 5F 50 45 4E 44 49 4EOURCE_PENDIN

FEE00000: 00 00 00 00 75 1A 85 C9 75 05 48 83 C8 FF C3 B8u..u.H.....



We architecturally read stale values!

Data?

00 00 00 00 57 41 52 4E 5F 49 4E 54 45 52 52 55WARN_INTERRU FEE00000: FEE00010: 00 00 00 00 4F 55 52 43 45 5F 50 45 4E 44 49 4EOURCE PENDIN

Instructions?!

00 00 00 00 75 1A 85 C9 75 05 48 83 C8 FF C3 B8u.u.u.H.... FEE00000:



We architecturally read stale values!

Data?

```
00 00 00 00 57 41 52 4E 5F 49 4E 54 45 52 52 55 ....WARN_INTERRU
FEE00000:
FEE00010:
          00 00 00 00 4F 55 52 43 45 5F 50 45 4E 44 49 4E ....OURCE PENDIN
```

Instructions?!

```
00 00 00 00 75 1A 85 C9 75 05 48 83 C8 FF C3 B8 ....u.u.u.H....
FFF00000:
```

```
0:
      75 1a
                                       0x1c
                                jne
2:
      85 c9
                                test
                                       ecx.
                                            ecx
4:
      75 05
                                       0xb
                                jne
6:
     48 83 c8 ff
                                             Oxfffffffffffffff
                                or
                                       rax,
      c3
a:
                                ret
```

Reading Undefined Ranges



Read	
X	
X	
X	
X	
✓	
✓	
✓	


On most CPUs:

- Read 0x00
- Read 0xFF
- CPU Hang
- Triple fault


Not on 10^{th} , 11^{th} and 12^{th} gen CPUs!

Where do we leak from?





























• It's the decoupling buffer between L2 and LLC



- It's the decoupling buffer between L2 and LLC
- Contains data passed between L2 and LLC






- It's the decoupling buffer between L2 and LLC
- Contains data passed between L2 and LLC
- Like Line Fill Buffers for L1 and L2




• We can leak only undefined APIC offsets: i.e., 3/4 of a cache line



Leaked Addresses



- We can leak only **undefined** APIC offsets: *i.e.*, **3/4** of a cache line
- We only observe **even** cache lines



Leaked Addresses





• We leak data from the **Superqueue (SQ)**



- We leak data from the **Superqueue (SQ)**
- Like an uninitialized memory read, but in the CPU






- We leak data from the **Superqueue (SQ)**
- Like an uninitialized memory read, but in the CPU
- We need access to APIC MMIO region






- We leak data from the Superqueue (SQ)
- Like an **uninitialized** memory read, but in the CPU
- We need access to APIC MMIO region
- → Let's leak data from **SGX enclaves**!






• SGX: isolates environments against **priviledged** attackers






- SGX: isolates environments against priviledged attackers
- Transparently **encrypts** pages in the Enclave Page Cache (EPC)






- SGX: isolates environments against priviledged attackers
- Transparently **encrypts** pages in the Enclave Page Cache (EPC)
- Pages can be moved between EPC and RAM






- SGX: isolates environments against **priviledged** attackers
- Transparently **encrypts** pages in the Enclave Page Cache (EPC)
- Pages can be moved between EPC and RAM
- Use State Save Area (SSA) for context swithces






- SGX: isolates environments against priviledged attackers
- Transparently **encrypts** pages in the Enclave Page Cache (EPC)
- Pages can be moved between EPC and RAM
- Use State Save Area (SSA) for context swithces
 - Stores enclave state during switches
 - Inlcuding register values






- We can already **sample** data from SGX enclaves!
- But, how to leak interesting data?



- We can already **sample** data from SGX enclaves!
- But, how to leak interesting data?
 - Can we **force** data into the SQ?



- We can already **sample** data from SGX enclaves!
- But, how to leak interesting data?
 - Can we force data into the SQ?
 - Can we **keep** data in the SQ?

Enclave Shaking

Force Data into the SQ: Enclave Shaking





 \bullet Abuse the EWB and ELDU instructions for page swapping

Force Data into the SQ: Enclave Shaking





- Abuse the EWB and ELDU instructions for page swapping
- EWB instruction:
 - Encrypts and stores an enclave page to RAM


Force Data into the SQ: Enclave Shaking






- Abuse the **EWB** and **ELDU** instructions for page swapping
- **EWB** instruction:
 - Encrypts and stores an enclave page to RAM
- **ELDU** instruction:
 - Decrypts and loads an enclave page from RAM







































We do not need hyperthreading, but we can use it!

• The SQ is **shared** between hyperthreads





- The SQ is **shared** between hyperthreads
- An hyperthread **affects** the SQ's content





- The SQ is **shared** between hyperthreads
- An hyperthread affects the SQ's content
- Theory: Zero blocks are not transfered over the SQ






- The SQ is **shared** between hyperthreads
- An hyperthread affects the SQ's content
- Theory: Zero blocks are not transfered over the SQ
- But how?




	Thread 1	Thread 2
	Access: 0xdeadb XXX	Access: 0x13370 XXX
	L1/L2 Caches	
Superqueue		
Memory	SECRET	xxxxxxxx

































	Thread 1	Thread 2		
	Access: 0xdeadb XXX	Access: 0x13370 XXX		
L1/L2 Caches				
Superqueue				
	SECRET	0000000000		
Memory				




































18







Combine:

- Enclave Shaking
- Cache Line Freezing



• We can leak 3/4 of even cache lines


0	4	8	12	
				0x00
				0x10
				0x20
				0x30

Memory Addresses

Exploit ÆPIC Leak




- We can leak **3/4** of **even** cache lines
- From any arbitrary SGX page



Memory Addresses



- We can leak 3/4 of even cache lines
- From any arbitrary SGX page
- Without the enclave running!



Memory Addresses





- 1 Start the enclave
- 2. **Stop** when the data is **loaded**
- 3. Move the page out (EWB) and perform Cache Line Freezing
- 4. Leak via APIC MMIO
- 5. **Move** the page in (ELDU)
- 6. **Goto** 3 until enough confidence

Leaking Register Content





- 1. **Start** the enclave
- 2. **Stop** at the target instruction
- 3. Move SSA page out (EWB) and perform Cache Line Freezing
- 4. Leak via APIC MMIO
- 5. **Move** SSA page in (ELDU)
- 6. Goto 3 until enough confidence

Class	Leakable Registers		
General Purpose	<u>rdi</u> r8 <u>r9</u> r10 <u>r11</u> r12 <u>r13</u> r14		
SIMD	xmm0-1 xmm6-9		

Leaking Register Content





- is Stare the engage
- 2. Single-step to the barset instruction.
- 3 Move 554 page out (5/6) and performed acres are
- 4 Leak sea APIC tAMIO 5 Move SSA page in (SDD0)
- ib: Goto Suntiliprought confidence

Class Leakable Registers

General Puspose (pdl) #8/59/110/11[Le12/e17/f14]

```
$ ./runner enclave.signed.so
[enclave] enclave init!
[runner] waiting for user input ot termiante!

$ ./dumper `pidof runner` 0 dsr /dev/null
```

```
[idt.c] locking IRQ handler pages 0x55c2b1e6f000/0x55c2b1e80000
key0: offset=0x 20bc0 req: xmm0 line= 2 start= 8 end=12 if=\begin{bmatrix} 13, 14 \\ +1 \end{bmatrix} pf=\begin{bmatrix} 0, 2 \\ +1 \end{bmatrix}
[attacker] ssa @ 0x7f0d94d9ef48
[attacker] base @ 0x7f0d94c00000
[attacker] size 512 pages
[attacker] irg vector 0x400ec
[victim] starting on core 1
[0x20bc0] key0[ 1]+ 13 = 00000000|15ca71be|2b73aef0|857d7781|
[victim] finished!
[main] finished with 29275 aep callbacks!
$ cat aes.cpp | grep secret_key -A 5
static Ipp8u secret_key[KEY SIZE] = {
        0x60. 0x3d. 0xeb. 0x10.
        0x15, 0xca, 0x71, 0xbe,
```

\$ sudo ./stepper aes.enclave 0 config

0x2b, 0x73, 0xae, 0xf0, 0x85. 0x7d. 0x77. 0x81



• Recommend to disable APIC MMIO




- Recommend to disable APIC MMIO
- Microcode update to **flush SQ** on SGX transitions





- Recommend to disable APIC MMIO
- \bullet Microcode update to $\boldsymbol{\mathsf{flush}}\ \boldsymbol{\mathsf{SQ}}$ on SGX transitions
- Disable hyperthreading when using SGX









- ÆPIC Leak: the first architectural CPU vulnerability that leaks data from cache hierarchy
- Does not require hyperthreading
- \bullet 10^{th} , 11^{th} and 12^{th} gen Intel CPUs affected

aepicleak.com

ÆPIC Leak: Architecturally Leaking Uninitialized Data from the Microarchitecture

Pietro Borrello¹, Andreas Kogler², Martin Schwarzl², Moritz Lipp³, Daniel Gruss², Michael Schwarz⁴

¹ Sapienza University of Rome, ² Graz University of Technology,

³ Amazon Web Services, ⁴ CISPA Helmholtz Center for Information Security

Virtualized Environments





- APIC is a sensitive component **not exposed** to VMs
- We found no hypervisor that maps the APIC directly to the VM
- Virtualized environments are safe from ÆPIC Leak