數位IC設計



Introduction

陳培殷, Pei-Yin Chen, 國立成功大學資訊工程系

pychen@csie.ncku.edu.tw

Outline

- Chapter 1: Introduction
- Chapter 2: Semi Custom Design Flow
- Chapter 3: RTL Coding-Part I
- Chapter 4: RTL Coding-Part II
- Chapter 5: Digital System Design
- Chapter 6: Control Unit
- Chapter 7: Datapath
- Chapter 8: Case Study
- Chapter 9: System on a Chip
- Chapter 10: Low-Power Design




Hardware Implementation

Methods and Algorithms are used to solve some specific problems.


Methods or Algorithms can be implemented with

- 1. Hardware processor + suitable software programs (flexibility) 一有学性
 - a. Pentium IV + suitable software programs (high-level language)
 - b. TI-DSP + suitable software programs
 - c. MCU(8051) + suitable software programs (low-level language)
- 2. Dedicated hardware circuits (faster) 軟快 (不用經CPU, 以能做固定功能)
 - a. old_PCBs (TTL SSI, MSI chips and wires)
 - b. new_PCBs(some devices, application specific integrated circuit-ASIC, wires)
- 3. Some hardware circuits + software programs (to solve more complex problems)
 - a. System on a board (memory, processor, ASIC, I/O, other devices)
 - b. System on a chip (SoC)current and future workRISC-ARM





Digital System



4

Circuits


- Transistor 電品體
- Gate (1 gate ~= 2~14 transistors) 通料開 A combination of interacting transistors
- Circuit

A combination of interacting gates designed to accomplish a specific logical function

- IC (Integrated Circuit)
- System→ PCB (printed circuit board)
- SoC (system on a chip)




Transistor(電晶體)



- A transistor has three terminals
 - A source (feed with 5 volts)
 - A base
 - An emitter, typically connected to a ground wire
 - If the <u>base signal</u> is high (close to +5 volts), the source signal is grounded and the <u>output</u> signal is low (0). If the base signal is low (close to 0 volts), the source signal stays high and the output signal is high (1)

N-channel MOS Transistor


Transistor (電晶體)— Semiconductor(半導體)



4

Constructing Gates (semiconductor)


 It turns out that, because the way a transistor works, the easiest gates to create are the NOT, NAND, and NOR gates





IC Design (with CMOS)

One npn transistor and one pnp transistor are used to construct one inverter.



Packing, Testing




Design Entry for VLSI System

Choose the design entry method:

Schematic手動接邏輯閘。線路

Gate level design
Intuitive & easy to debug



HDL (Hardware Description Language) ex Verileg

Descriptive & portable Easy to modify

Mixed HDL & Schematic

. . .

```
always @(IN)
begin
OUT = (IN[0] | IN[1]) &
      (IN[2] | IN[3]);
end
```




Hierarchical Components in PCB

1. Describe the circuits with Hardware Description Language (HDL硬體描述語言)

2. Synthesis (合成) the circuits

.... HDL会成出電路



layout synthesis (ASIC vendor)

PCB2

ASIC1 ASIC2 FPGA1

RTL code

A RTL code RAM

RTL code

ASIC

application specific integrated circuit (ASIC晶片)

IC or chip



IC Design (with CMOS)

done by chip designer (半客戶設計)

1


CMOS Inverter in — out

` +

Related software tools

Semi-custom design Cell-based design

One npn transistor and one pnp transistor are used to construct one inverter.




p-substrate

done by chip designer (全客戶設計) Full-custom design

masking

done by TSMC, UMC



n-well




Chip/Circuit Everywhere!




























p-substrate



IC Industry in Taiwan





Historical Perspective

Evolution of IC

```
1958: Single transistor1
```

```
■ 1967: MSI (Medium) 100
```

```
- 1972: LSI 1000
```

2000: SOC (System on Chip)

積體電路 (IC) 分類

- SSI (Small-Scaled Integrated Circuits)
 - 小型積體電路→含數十個元件 (1970s)
- MSI (Medium-Scaled IC)
 - ■中型積體電路→含數百個元件
- LSI (Large-Scaled IC)
 - 大型積體電路→含數千個元件 (1980s)
- VLSI (Very Large Scaled IC)
 - 超大型積體電路→含數萬個元件 (1990s)
- SoC (System on a Chip)
 - 單晶片系統→含數百萬個元件 (2000s)



SIA Roadmap 1997


製程

Technology (um)	0.25	0.18	0.15	0.13	0.10	0.07
Year	1997	1999	2001	2003	2006	2009
Transistors	11M	21M	40M	76M	200M	520M
On-chip clock (MHz)	750	1200	1400	1600	2000	2500
Area (mm²)	300	340	385	430	520	620
Wiring layers	6	6-7	7	7	7-8	8-9

SIA: Semiconductor Industry



Circuit Design Process 流程



4

IC Design flow

b. FPGA or PLD Programmable logic:

Xilinx, Altera, Actel-cells 烧刻 FRA上

Full (Fully) Custom Design:

- a. For analog circuits and digital circuits requiring custom optimization
- b. Gates, transistors and layout are designed and optimized by the engineer

Semi Custom Design:

- a. For larger digital circuits
- b. Real gates, transistors and layout are synthesized and optimized by related software tools by
- Realization with hardware description language (HDL) such as VHDL and Verilog



Full Custom Design (全客戶式設計)

手動刻,類比常用

- a. Digital circuits requiring custom optimization (smaller system)
- b. Analog circuits
- c. Long design cycle(transistors and wires)
- d. No CPLD or FPGA solutions

CMOS Inverter out V_{SS} out n-well p-substrate metal field oxide polysilicon contact cut gate oxide

p-substrate

done by chip designer

masking

done by TSMC, UMC

Packing, Testing

n-well

Semi Custom Design (半客戶式設計)

Semi Custom Design 設計完用如作,大型數位系統常用

- a. Product specification 決定規格
- b. Modeling with HDL用HDL談訂電路
- c. Synthesis (by using suitable standard cell) implemented with
- d. Simulation and verification
- e. Physical placement and layout
- f. Tape-out (real chip) -- implemented by suitable Fab companies
- g. Testing -- implemented by suitable tools and mechanisms

優默點: more flexible, shorter design cycle, suitable for smaller production

PLD FPGA or CPLD

Xilinx, Altera

suitable tools

Two different solutions:

Real ASIC chip

Standard cell

Fab (TSMC, UMC, ..)

慢試點: less flexible, long design cycle, larger-scale production to reduce price



Standard Cells

Standard Cell

- Cells are characterized and stored in library
- Need update when technology advance
- Need technology mapping before layout for each design

Macro Cells

- Need parametrized capability in terms of speed and layout
- Examples : FARADAY Memory Compile


User Interface: memaker

Single port RAM, Dual port RAM, ROM

Data sheet, Verilog simulation module, netlist simulation timing

4

Synthesis Flow of Semi Custom design (1/2)



驗證分析 ⇒優化後才進下一步 Verification and analysis

Behavioral simulation

Verification and analysis

Logic verification, Logic simulation
Testing

Verification and analysis

Circuit simulation, Circuit analysis

Verification and analysis


Design-rule checking

Circuit extraction




Synthesis Flow of Semi Custom design (2/2)


Functional design




Logic design



Circuit design



Physical design







Synthesis (1/3)

Synthesis =


Translation+Optimization+Mapping 東住化 > ex · 换成nand · nor



Translate into Boolean Representation



Optimize + Map




Target Technology

Process of logic synthesis



Synthesis (2/3)

- Synthesis is constraint-driven
 - You set the goals. Design Compiler optimizes design toward goals. ⇒ 考慮: 成本、速度、功耗 ⇒ 三者取捨





Synthesis (3/3)

- Providing an environment and various tools for the designers to produce circuits automatically and efficiently to meet the requirements of
 - performance (speed)
 - area
 - testability 可測性

```
测試→挑出瑕疵品,透過添加額外的(2%)邏輯開來
加速及輔助测試
```