Introduction to Computer Science Lecture 2: Data Manipulation 資料的操作

Tian-Li Yu

Taiwan Evolutionary Intelligence Laboratory (TEIL)

Department of Electrical Engineering

National Taiwan University

tianliyu@cc.ee.ntu.edu.tw


Slides made by Tian-Li Yu, Jie-Wei Wu, and Chu-Yu Hsu



【本著作除另有註明外,採取<u>創用CC「姓名標示</u> 一非商業性—相同方式分享」台灣3.0版授權釋出】




Motherboard





Computer Architecture

- CPU (central processing unit)
- Registers
- Memory
- Bus
- Motherboard





Adding Values Stored in Memory

- Get one of the values to be added from memory and place it in a register.
- ② Get the other value to be added from memory and place it in another register.
- 3 Activate the addition circuitry with the registers used in Steps 1 and 2 as inputs and another register designated to hold the result.
- Store the result in memory.
- Stop.




Machine Instructions 機械指令

- Data transfer 資料傳輸
 - LOAD, STORE, I/O (RAM→ CPU) (CPU→ RAM)
- Arithmetic/logic
 - AND, OR, ADD, SUB, etc.
 - SHIFT, ROTATE
- Control
 - JUMP, HALT
- RISC (Reduced Instruction Set Computing) (PRC, SPARC) vs. CISC (Complex instruction set computing) (x86, x86-64)




Architecture of a Simple Machine





Example of a Machine Instructions



Adding Two Values Revisited

Encoded instructions	Translation	Possible assembly	Possible C
156C	Load register 5 with the bit pattern found in the memory cell at address 6C.	LOAD 5, 6C	高階語言(ex: c/c++)在做的事
166D	Load register 6 with the bit pattern found in the memory cell at address 6D.	LOAD 6, 6D	
5056	Add the contents of register 5 and 6 as two complement representation and leave the result in register 0.	ADD 0, 5, 6	c = a + b;
306E	Store the contents of register 0 in the memory cell at address 6E.	STORE 0, 6E	
C000	Halt.	HALT &	National Taiwan Univ



Program Execution

- Instruction register, program counter
- Machine cycle
 - clock 時脈→ 每秒執行 Machine cycle 的次數
 - benchmarking
 - 1. Retrieve the next instruction from memory (as indicated by the program counter) and then increment the program counter.

 FETCH

3. Perform the action required by the instruction in the instruction register.


EXECUTE

DECODE

2. Decode the bit pattern in the instruction register.



Fetch





Logic/Bit Operations

Masking

AND 01010101 00001111

00000101

Setting the first 4 bits to 0.

目的,把一些的放放了。

OR

01010101 00001111 01011111

Setting the latter 4 bits to 1.

目的,把一些的比较成了。

XOR

01010101

00001111

01011010

Inverting the latter 4 bits.




Shift/Rotation

```
新補的數都是0.
Logic shift
   10100000
                   01010000 (right)
                   01000000 (left)
                   ですれ原本第一位數字相同(保持正負)
  Arithmetic shift
    10100000
                   11010000 (right)
                   11000000 (left)
  Rotation
                   01010000 (right)
    10100000
                   01000001 (left)
```

12 / 19


Controller

- Specialized
- General: USB, FireWire



Memory-mapped I/O

• I/O as LOAD, STORE






Communication with Other Devices

- DMA: direct memory access
 - Once authorized, controllers can access data directly from main memory without notifying CPU.
- Hand shaking
 - 2-way communication
 - Coordinating activities
- Parallel/Serial 平行傳輸 / 序列傳輸
- Transfer rate: bit per second (bps, Kbps, Mbps, etc)



Pipelining

- Throughput increased
 - Total amount of work accomplished in a given amount of time.





Parallel/distributed Computing

- Parallel 平行處理
 - Multiprocessor
 - MIMD, SISD, SIMD, M14D

bex pipelining

- Distributed 分散處理
 - Linking several computers via network
 - Separate processors, separate memory
- Issues: 門規
 - Data dependency
 - Load balancing
 - Synchronization
 - Reliability 信度

5/M: Single/multiple

I: instruction

D: data


To Parallelize XOR Not to Parallelize


How to parallelize?

2 CPUs


— CPU 0


CPU 1





declare $A[0] \sim A[99]$ input A[0], A[1], A[2]for (i = 3; i < 100; i++)A[i] = A[i-2] + A[i-3];






Speedup & Scaling

● Speedup → 核心數增加後可增加的速度 (Amdahl's law)

$$Gain = \frac{1}{\frac{P}{M} + S} = \frac{1}{\frac{P}{M} + (1 - P)}$$



P: parallelizable (propossion what can be parallelized)

S : serial only

ex:
$$p = 0.8$$

Max Gain = $\frac{1}{1-0.8} = \frac{1}{3}$



License



