## 數位IC設計

# RTL Coding - Part II



## **Begin\_End Statements**

#### **Begin-end block statements:**

- Block statements is a way of syntactically grouping several statements into a single statement.
- 2. Sequential blocks are delimited by the keywords begin and end. These begin...end pairs are commonly used in conjunction with if, case, and for statements to group several statements.
- 3. Functions and always blocks that contain more than one statement require a begin...end pair to group the statements.
- 4. Verilog provides a construct called a named block.

```
begin [: block_name

reg local_variable_I;
integer local_variable_2;

parameter local_variable_3;]
.... statements...
end
```

Verilog allows you to declare variables (reg, integer and parameter) locally within a named block but not in an unnamed block.





## Named Block (1/3)

```
module NAMED BLOCK(A, B, E, Y);
module UNNAMED_BLOCK(A, B, E, Y);
                                          input [3:0]A; input [3:0]B;
parameter F= 12;
input [3:0]A;
                                          input E; output [4:0]Y; reg [4:0] Y;
input [3:0]B;
input E;
                                          always @(A or B or E)
                                          begin
output [4:0]Y;
                                             if(E)
                                             begin: Add_And block有命名
reg [4:0]Y;
                                             parameter F = 12; // in a named block
                                             Y = (A + B) & F; TX能local variable
always @(A or B or E)
                                             end
begin
   if(E)
                                             else
        Y = (A + B) \& F;
                                             begin: Sub_And
   else
                                             parameter F= 2; // in a named block
        Y = (A - B) \& F;
                                             Y = (A - B) \& F;
end
                                             end
endmodule
                                          end
                                          endmodule
```

## Named Block (2/3)

```
if(E)
module NAMED BLOCK(A, B, E, Y);
                                         begin: Add_And
input [3:0]A; input [3:0]B;
                                            parameter F1 = 12;
input E; output [4:0]Y;
                                            Y = (A + B) + F1; //F1 is 12 not 1
reg [4:0]Y;
                                         end
                                         else
parameter F1 = 1;
                                         begin: Sub And
parameter F2 = 8;
                                             parameter F2= 2;
always @(A or B or E)
                                            Y = (A + B) + F2; //F2 is 2 not 8
begin
                                              end
                                         end
                                        assign Z = (A + B) + F1; //F1 is 1
                                        endmodule
```








## Named Block (3/3)

```
module LOCAL_GOL(IN_1, IN_2, OUT_1, OUT_2);
input [3:0]IN 1;
input [3:0]IN 2;
output [4:0]OUT 1;
                                  parameter X = 1;
output [4:0]OUT 2;
reg [4:0]OUT 1;
                                  always @(IN_2)
reg [4:0]OUT 2;
                                  begin: Local Value 2
                                          parameter X = 8;
                                          OUT_2 = IN_2 + X;
always @(IN 1)
begin: Local Value 1
                                  end
     parameter X = 7;
                                  endmodule
     OUT 1 = IN_1 + X;
end
```





## If-Else Statements (1/4)


- 1. The if statement is followed by a statement or block of statements enclosed by begin and end.
- 2. If the value of the expression is nonzero, the expression is true and the statement block that follows is executed. If the value of the expression is zero, the expression is false and the statement block following else is executed.


```
If (expression)
begin
... statements ...
end
[else
begin
... statements ...
end]
```

If..else statements can cause synthesis of latches.


lif 和 else 要同時篡

```
module IF_ELSE(IN1, IN2, E, OUT);
input IN1, IN2, E;
output [1:0] OUT; reg [1:0]OUT;
always @(IN1 or IN2 or E)
begin
if(E == 1)
OUT = IN1 + IN2;
else
OUT = IN1; end
endmodule
```






## Combinational vs. Sequential Circuit



A sequential circuit is a system whose outputs at any time are determined

from the present combination of inputs and the previous inputs or outputs.




- Sequential components contain memory elements
- The output values of sequential components depend on the input values and the values stored in the memory elements



## If-Else Statements (2/4)


Module Latch(In, Enable, Out); Enable; input Input [3:0] In; output [3:0] Out; always @(In or Enable) begin if(Enable) No latch inference Out=In;



Out=0;

else

end




#### Watch for unintentional Latches

Module Latch(In, Enable, Out); Enable; input input [3:0] In; output [3:0] Out;

always @(In or Enable) begin if(Enable) Out=In; end endmodule

If Enable ==1 Out (new) = In If Enable==0 Out (new) = Out (old)




## If-Else Statements (3/4)

```
module IF_ELSE_VALUE(IN , OUT);
input [1:0]IN;
output [1:0]OUT;
                  IN=0,OUT=11
reg [1:0]OUT;
                  IN=1,OUT=00
always @(IN)
                  IN=2,OUT=11
begin
                  IN=3,OUT=11
     if(IN==1)
        OUT = 2'b00:
                        true
     else
        OUT = 2'b11:
                        false
end
endmodule
```

```
module IF ELSE VALUE(IN, OUT);
input [1:0]IN;
output [1:0]OUT;
                   IN=0,OUT=11
reg [1:0]OUT;
                   IN=1,OUT=00
always @(IN)
                   IN=2,OUT=00
begin
                   IN=3,OUT=00
    if(IN)
       OUT = 2'b00:
                   else
                   OUT = 2'b11:
end
endmodule
```

What is the difference between them?





## If-Else Statements (4/4)

if-then-else statement implies priority-encoded MUXs

```
always @(sel or a or b or c or d)

if (sel[2] == 1'b1) 光春東高位元

out = a; //sel=1XX

else if (sel[1] == 1'b1)


out = b; //sel=01X

else if (sel[0] == 1'b1)

out = c; //sel=001

else


out = d; //sel=000
```




## Resource Sharing (1/2)

- Assign similar operations to a common netlist cell
  - reduce hardware
  - may degrade performance
  - resource sharing within the same always block
  - resource sharing not done for conditional operator


#### Without resource sharing





Hence, in this case you better use if statement not conditional operator "?" to save a lot of cost and area

#### Resource sharing > good





## Resource Sharing (2/2)

```
module noshare(v, w, x, z, k);
  input [2:0]k,v,w;
  input x;
  output [3:0]z;
  wire [3:0]y;
  assign y=x?k+w:k+v;
  assign z=x?y+w:y+v;
  endmodule
Without resource sharing
```

```
module share(v, w, z,k);
        [2:0] k,v,w;
input
input x; output [3:0]z;
        [3:0] y,z;
reg
always@(x or k or v or w)
begin
   if(x)
    y=k+w;
   else
    y=k+v;
end
always@(y or x or w or v)
begin
   if(x)
    z=y+w;
   else
    Z=V+V;
end
endmodule
```

With resource sharing





## Case Statements (1/4)

The case statement consists of the keyword case, followed by an expression in parentheses, followed by one or more case items (and associated statements to be executed), followed by the keyword endcase. A case item consists of an expression (usually a simple constant) or a list of expressions separated by commas, followed by a colon (: ).

end

endmodule

```
module FULL_CASE(IN, OUT);
input [1:0]IN;output [3:0] OUT;
reg [3:0]OUT;
always @(IN)
begin
case(IN)
2'b00: OUT = 4'b0001;
2'b01: OUT = 4'b0010;
endcase
2'b10: OUT = 4'b0100;
endcase, latches are inferred
```


4 Case要寫滿

```
case (expression)
   case item 1:
     begin
     . statements . .
     end
   case item 2:
     begin
     . statements. .
     end
   default:
     begin
     . statements. .
     end
endcase
```



## Case Statements (2/4)

If the conditional expression used is mutually exclusive (i.e. parallel) and the functional outputs are the same, then the hardware synthesized will be same.





## Case Statements (3/4)

```
module FULL_CASE(IN, OUT);
                                         module FULL_CASE(IN, OUT);
input [1:0]IN; output [3:0] OUT;
                                         input [1:0]IN; output [3:0] OUT;
reg [3:0]OUT;
                                         reg [3:0]OUT;
always @(IN)
                                         always @(IN)
begin
                                         begin
     case(IN)
                                              case(IN)
     2'b00: OUT = 4'b0001:
                                              2'b00: OUT = 4'b0001:
     2'b01: OUT = 4'b0010;
                                              2'b01: OUT = 4'b0010;
     2'b10: OUT = 4'b0100:
                                              2'b10: OUT = 4'b0100;
     2'b11: OUT = 4'b1000;
                                              default: OUT = 4'b1000;
     endcase
                                              endcase
end
                                         end
endmodule
                                         endmodule
```

It is always a good idea to use default-case-item in all conditions to make sure no latch is inferred.



## Case Statements (4/4)

# Watch Out for Unintentional Latches

- Completely specify all clauses for every case and if statement
- Completely specify all output for every clause of each
   case or if statement
- Failure to do so will cause latches or flip-flops to be synthesized

```
always @ (d)
                             begin
                                                             Missing Outputs
          Missing Case
                               case (d)
                                       2'b00: z = 1'b0; ←
                                       2'b01: z = 1'b0; ←
d == 00
          z = 0
                                       2'h10.
d == 01 z = 0
                               endcase
d == 10 z(new) = z(old)
                             end
          z(new)=z(old)
d == 11
```



### **Casez and Casex Statements**

```
casez (expression)
   case_item 1:
     begin
     . statements . .
     end
   case_item 2:
     begin
     . statements. .
     end
   default:
     begin
     . statements. .
     end
endcase
```

```
casez:
The case item
can use z or?
          casex:
          The case item
          can use z, x,
          or?
```

```
casex (expression)
   case item 1:
     begin
     . statements . .
     end
   case item 2:
     begin
     . statements. .
     end
   default:
     begin
     . statements. .
     end
endcase
```


# -

### **Casex Statement**

```
module FULL_CASEX(IN , OUT);
input [3 : 0] IN;
output [1 : 0] OUT;

reg [1 : 0] OUT;

always @(IN)
begin
casex(IN)
4'b0001: OUT = 2'b00;
4'b001?: OUT = 2'b01;
4'b01??: OUT = 2'b11;
endcase
end
endmodule
```





## For Loop Statements (1/2)

The for loop repeatedly executes a single statement or block of statements. The repetitions are performed over a range determined by the range expressions assigned to an index. Two range expressions appear in each for loop: low\_range and high\_range. In the syntax lines that follow, high\_range is greater than or equal to low\_range. HDL Compiler recognizes incrementing as well as decrementing loops. The statement to be duplicated is surrounded by begin and end statements.

```
for (index = low_range; index < high_range; index = index + step)
for (index = high_range; index > low_range; index = index - step)
for (index = low_range; index <= high_range; index = index + step)
for (index = high_range; index >= low_range; index = index - step)

for (i = 0; i <= 31; i = i + 1)

begin

For statement: unrolling the logic

s[i] = a[i] ^ b[i] ^ carry;

carry = (a[i] & b[i]) | (a[i] & carry) | (b[i] & carry);


end
```



## For Loop Statements (2/2)

for loop are "unrolled", and then synthesized.

```
integer i;
always @(a r b)
begin
  for (i = 0; i < 6; i = i+1)
     example[i] \leq a[i] & b[5-i];
end
         Verilog for loop
example [0] \le a[0] and b[5];
example [1] \le a[1] and b[4];
example [2] \le a[2] and b[3];
example [3] \le a[3] and b[2];
example [4] \le a[4] and b[1];
example [5] \le a[5] and b[0];
```



for loop synthesized to gates

for loop unrolled




## Sorting Problem (1/2)

```
Bubble Sort: (four inputs)
                                                always@(a or b or c or d)
1. (0)?(1) (compare temp[0] and temp [1],
                                                begin
   then the bigger value is stored in temp[1])
                                                   temp[0]=a;
                                                   temp[1]=b;
  (1)?(2) (compare temp[1] and temp [2],..)
                                                   temp[2]=c;
  (2)?(3) (compare temp[2] and temp [3],..)
                                                   temp[3]=d;
2. (0)?(1), (1)?(2)
3.(0)?(1)
Totally, six comparators are needed
                                                         begin
for parallel comparisons of 4 inputs
module for_loop(a,b,c,d,out);
       [3:0]a,b,c,d;
input
                                                         end
output [3:0]out;
                                                   out=temp[3];
       [3:0] temp [3:0];
reg
                                                end
     [3:0] buffer,out;
reg
                                                endmodule
integer
        i,j;
```

```
for(i=2;i>=0;i=i-1)
    for(j=0;j<=i;j=j+1)
      if(temp[j]>temp[j+1])
         buffer=temp[j+1];
         temp[j+1]=temp[j];
         temp[j]=buffer;
与浪费,要依序比完才是有意義的
 其他都是無效比較
```

## Sorting Problem (2/2)



Bubble Sort: (four inputs)

(0)?(1), (1)?(2), (2)?(3)

(0)?(1), (1)?(2)

(0)?(1) critical path=6.01 ns

Totally, 6 comparators are needed for parallel comparisons

Bubble Sort: (five inputs)

(0)?(1), (1)?(2), (2)?(3), (3)?(4)

(0)?(1), (1)?(2), (2)?(3)

(0)?(1), (1)?(2)

(0)?(1) critical path=8.05 ns

Totally, 10 comparators are needed

The more inputs, the longer delay



use one comparator and a suitable FSM



## Always Block (1/3)

An always block can imply latches or flip-flops, or it can specify purely combinational logic. An always block can contain logic triggered in response to a change in a level (asynchronous triggers) or the rising or falling edge of a signal (synchronous triggers).

The syntax of an always block is

always @ (event-expression)

begin

... statements ...

end (combinational circuit)

x is recalculated as soon as any input (a or b or c) has a level transition (0 to 1 or 1 to 0). Completely specify sensitivity lists to avoid error

Asynchronous triggers

always@ (a or b or c)

begin

x=a | b | c;

end




## Always Block (2/3)


```
always @ ([posedge or negedge] event) begin
```

... statements ...

end (sequential circuit)



Rising edge or positive edge (posedge)
Falling edge or negative edge (negedge)



x is recalculated as soon as c changes from 0 to 1

```
Synchronous triggers

always@ (posedge c)
begin

x=a +b;
end storage unit
```




## Always Block (3/3)

```
module ALWAYS_BLOCK(IN, OUT);
input [3:0]IN; output OUT; reg OUT;

always @(IN)
begin
OUT = (IN[0] | IN[1]) & (IN[2] | IN[3]);
end
endmodule
```

```
UN3:0] (1) OUT OUT OUT OUT Un4 OUT
```

```
module D_FF(Clk, D, Q);
input Clk, D;
output Q;
Reg Q;
always @(posedge Clk)
begin
Q=D;
end
endmodule
```



At every positive edge of signal Clk, Q is set as D.



### **Variables**

Nets:

```
wire a; // 1-bit wire wire [3:0] b; // 4-bit wire
```

#### Three types of common variables in Verilog:

- (1) register (default width is 1 bit)
- (2) integer (default width is 32 bit) ⇒ 成本較高
- (3) parameter (default width is 1 bit)

```
reg a; // 1-bit register
reg [3:0] b; // 4-bit register
integer c; // single 32-bit integer
parameter d=4, e=6;
```

parameter [range] identifier=expression, identifier=expression;

Three variables (register, integer and parameter) are declared globally at the module level, or locally at the function level and begin-end block.

Verilog allows you to assign the value of a reg variable only within a function or an always block.



#### **Function**

function [range] name\_of\_function; function declaration statement endfunction

- 1. Begin with function and end with endfunction
- 2. [Range] defines the width of the return value of the function (default is 1 bit)
  Contain one or more statements (enclosed inside a begin-end pair)
- 3. You can call function in a continuous assignment, always block or other functions

#### Function declaration:

Input declaration: specify the input signals for a function

Output: The output from a function is assigned to the function name.

Use concatenation operation to bundle several values for multi-outputs

## Function Statements (1/4)

Procedure assignments are assignment statements used inside a function. (It is similar to C language, Note: it cannot be used in module) They are similar to the continuous assignments, except that the left side of a procedural assignment can contain only reg and integer variables.

```
always @(A or B)
module FUN_STATE(A, B, C1, C2, C3, C4, C5);
input [3:0]A; input [3:0]B;
                                                   begin
                                                       C1 = Fn1(A, B);
output [6:0]C1;
                            //0
output [2:0]C2;
                            //discard
                                                   end
                                                   always @(A or B)
output [4:0]C3;
                            //always
output [4:0]C4;
                            //assign
                                                   begin
                                                       C2 = Fn1(A, B);
reg [6:0]C1; reg [2:0]C2;
reg [4:0]C3; reg [4:0]C4;
                                                   end
                                                   always @(A or B)
function [4:0]Fn1;
                                                   begin
                                                       C3 = A + B:
input [3 : 0]A; input [3 : 0]B;
      Fn1 = A + B: // like C
                                                   end
endfunction
             与每多呼叫一次仍會多生成一份硬體
                                                   assign C4 = A + B;
```

Three different ways to implement addition

endmodule




## **Function Statements (2/4)**

```
input [3 : 0]A; input [3 : 0]B; // A and B are 4-bit values output [6 : 0]C1; // C1 is 7-bit values output [2 : 0]C2; // C2 is 3-bit values

always @(A or B)
begin

C1 = A +B; // insert "0" in the first two bits end begin

C2 = A + B; // discard the first two bits end
```






## Function Statements (3/4)

```
module test_n(a, b, x, y);
input a, b; output x, y;
reg
    X, V;
function Fn1;
 input a, b;
/* begin-end is required
   for more statements */
endfunction
function Fn2;
 input a, b;
| Fn2 = a | b; |
endfunction
always @(a or b)
   begin
    x = Fn1(a, b);
    y = Fn2(a, b);
  end
```

endmodule

```
module test_n(a, b, x, y); a
input
output x, y;
assign x=a & b;
assign y=a | b;
endmodule
module test_n(a, b, x, y);
input a, b;
output x, y;
reg
         x, y;
always @(a or b)
begin
   x = a \& b;
   y = a \mid b;
end
```

endmodule



#### C language

$$x = a\&b$$
  
 $y = a \mid b;$ 



## **Function Statements (4/4)**

```
module test n(a1, a, b, x, y);
module test_n(a1, a, b, x, y);
                                       input [7:0] a1;
input [7:0] a1;
                                       input a, b;
input a, b;
                                       output x, y;
output x, y;
                                       reg
                                               X, V;
reg
      X, V;
                                       function Fn1;
function Fn1;
                                       parameter width=8;
input [width-1:0] a1;
                                       input [width-1:0] a1; // OK
parameter width=8;//error message
                                          input a, b;
   input a, b;
                                          Fn1 = a \& b;
   Fn1 = a \& b;
                                       endfunction
endfunction
                                       always @(a or b)
always @(a or b)
                                         begin
   begin
                                           x = Fn1(a1, a, b);
    x = Fn1(a1, a, b);
                                         end
   end
                                       endmodule
endmodule
                            Can we input width with scanf or input ??
```




## **Example-Function**

```
module FUN_ALL(A, B, Y1, Y2);
input [3:0] A,B;output [4:0] Y1, Y2;
reg [4:0] Y1, Y2;

function [4:0] Fn2;
input [3:0] F1, F2;
begin
Fn2 = F1 + F2;
end
endfunction
```

```
function [4:0] Fn1;
input [3:0]F1, F2;
begin
Fn1 = Fn2(F1, F2) + 2;
end
endfunction
always @(A or B)
begin
                         Y1=A+B+2
  Y1 = Fn1(A, B);
                          Y2=A+B
  Y2 = Fn2(A, B);
end
endmodule
```





## **Example-Function with Many Outputs**

function [9:0]Fn1;

input [3:0] F1, F2;

reg [4:0] Y1\_1; reg [4:0] Y2\_1;

begin

$$Y1_1 = F1 + F2 + 5;$$


$$Fn1 = \{Y1_1, Y2_1\};$$

end

endfunction

assign  $\{Y1, Y2\} = Fn1(A, B);$ 

endmodule



Y1\_1 and Y2\_1 can be declared as reg or integer, not wire

