

UNIVERSITY OF SCIENCE AND TECHNOLOGY OF HANOI

Information and Communication Technology Department



- REPORT MIDTERM

Name : Phạm Phú Hưng

StudentID : BA12-81

Major : Cyber Security

Contents

I. TASK 1

A. CASE 1

B. CASE 2

II. TASK 2

A. Load the code to JSimRiscz

B. Configure the processor with 6 pipeline stages

C. Analysis of Cycle Savings with Bypass

D. Analyze where are the main problem in the code

E. Data dependencies

III. TASK 3

A. Load the code to JSimRiscz

B. Configure the processor with 8 pipeline stages

C. Analyze how many cycles are saved with the bypass technique

D. Conclusion about the Bypass Technique:

IV. TASK 4

A. Explain which technique for branch instructions could be interesting:

B. Test static and dynamic prediction

3. Conclusion:

V. TASK 5

A. What you need to do before executing the code with the delayed branch technique

Adding Delay Slots:

B. Without Optimization:

C. With Optimization

VI. TASK 6

A. Extract the data memory accesses with JSimRisc (6 pipeline stages)

B. With a cache size of 64 elements, try different cache configurations


C. Detailed Differences:

D. The best cache configuration, and explain

I. TASK 1

A. CASE 1


- Data 0
Input x: 1, 2, 3, 4
- Data 16
Input w: 5, 6, 7, 8



- Data 32
Output 70

B. CASE 2

- Data 0
Input x: 1, 2, 3, 4
- Data 16
Input w: 5, 6, -7, -8



- Data 32
Output 0

II. TASK 2

A. Load the code to JSimRiscz

Load file	EX1.asm
-----------	---------

B. Configure the processor with 6 pipeline stages

Configuration	
Load file	EX1.asm ...
Reset processor	Reset
Nb of exec stages	6
ByPass	<input checked="" type="checkbox"/>
Size of register files	32
Branch behavioral	Nothing
Static prediction	Select static prediction
Dynamic prediction	Select dynamic prediction
Predictor size	Select history size

C. Analysis of Cycle Savings with Bypass


1. Without Bypass:

- **Cycle Number:** 247
- **Lost cycles:** 196

RISC processor sim	
Copyright: University of Rennes 1 - Enssat - CAIRN -- Version 1.2.0 --- 14 novembre 202	
Configuration	Simulation
Load file	PC 128 STOP
Reset processor	Cycle num 247 Save trace
Nb of exec stages	Next cycle Continue
ByPass	Execute 0 cycles
Size of register files	Lost cycles 196
Branch behavioral	Debug
Static prediction	Memory trace <input type="checkbox"/> data <input type="checkbox"/> instructions
Dynamic prediction	Predictor value
Predictor size	..

2. With Bypass:

- **Cycle Number :** 220
- **Lost Cycles :** 169



3. Calculation of saved cycles:

- **Cycles Saved = Cycle Number without Bypass – Cycle Number with Bypass**
- **Cycles Saved=247–220=27**

- **Lost Cycles Saved = Lost Cycles without Bypass – Lost Cycles with Bypass**
- **Lost Cycles Saved=196–169=27**

D. Analyze where are the main problem in the code

To analyze the main problems in the code, especially focusing on the issues related to the RISC pipeline, we'll look at common sources of inefficiency and potential hazards. These include data hazards, control hazards

Data Hazards

Data hazards occur when instructions that exhibit data dependency are close together in the pipeline. There are three types of data hazards: RAW (Read After Write), WAR (Write After Read), and WAW (Write After Write).

1. RAW Hazard:

- Example:

...

add R6, R4, R2

li R7, (R4)

li R8, (R6)

mult R9, R7, R8

add R10, R9, R10

...

- Explanation: Here, ``li R8, (R6)`` depends on the result of ``add R6, R4, R2``, and ``mult R9, R7, R8`` depends on ``li R8, (R6)``. If these instructions are too close, the pipeline might stall because it has to wait for the data to be available.

2. WAW Hazard:

- Example:

```
``assembly
```

```
li R10, 0
```

```
sub R12, R10, R11
```

...

- Explanation:

If there are multiple writes to the same register in close succession, the pipeline must ensure the correct order of writes is maintained.

Control Hazards

Control hazards occur due to branching instructions. When a branch is taken, the pipeline might have already fetched several instructions that need to be flushed if the branch changes the flow.

1. Branch Instructions:

- Example:

```
``    brnz R5, boucle
```

```
brp R12, SKIPRELU
```

...

- Explanation:

The pipeline must determine if the branch is taken, which can cause delays. Modern processors use branch prediction techniques to mitigate this, but mispredictions can still cause stalls.

E. Data dependencies

1. Instruction: **add R6, R4, R2**

- **Dependencies:** R4 and R2 must be available for R6 to be computed.
- **Potential Hazard:** If a previous instruction modifies R4 or R2, this instruction must wait until those modifications are complete.

2. Instruction: **li R7, (R4)**

- **Dependencies:** R4 must be available to load memory content into R7.
- **Potential Hazard:** If R4 is modified by a previous instruction, this load instruction must wait until R4 is updated.

3. Instruction: **li R8, (R6)**

- **Dependencies:** R6 must be available to load memory content into R8.
- **Potential Hazard:** Since R6 is calculated in the previous instruction (add R6, R4, R2), this instruction depends on the completion of the add operation.

4. Instruction: **mult R9, R7, R8**

- **Dependencies:** R7 and R8 must be available to compute R9.
- **Potential Hazard:** This instruction depends on the completion of the previous two load instructions (li R7, (R4) and li R8, (R6)).

5. Instruction: **add R10, R9, R10**

- **Dependencies:** R9 and R10 must be available to compute the new value of R10.
- **Potential Hazard:** R9 is produced by the multiplication instruction (mult R9, R7, R8), so this add instruction must wait for the multiplication to complete.

6. Instruction: **add R4, R4, 1**

- **Dependencies:** R4 must be available to increment it by 1.
- **Potential Hazard:** If there are previous instructions modifying R4, this must wait for those to complete.

7. Instruction: **sub R5, R4, n**

- **Dependencies:** R4 must be available to compute the new value of R5.

- **Potential Hazard:** This depends on the result of the previous instruction (add R4, R4, 1).
8. **Instruction: brnz R5, boucle**
- **Dependencies:** R5 must be available to decide branching.
 - **Potential Hazard:** Depends on the subtraction instruction (sub R5, R4, n).

III. TASK 3

A. Load the code to JSimRiscz

Load file	EX1.asm
-----------	---------

B. Configure the processor with 8 pipeline stages

Configuration	
Load file	EX1.asm
Reset processor	Reset
Nb of exec stages	8
ByPass	<input checked="" type="checkbox"/>
Size of register files	32
Branch behavioral	Nothing
Static prediction	Select static prediction
Dynamic prediction	Select dynamic prediction
Predictor size	Select history size

C. Analyze how many cycles are saved with the bypass technique


1. **Without Bypass:**

- **Cycle Number:** 303
- **Lost cycles:** 250

RISC processor simu	
Copyright : University of Rennes 1 - Enssat - CARN --- Version 1.2.0 --- 14 novembre 2022	
Configuration	Simulation
Load file	PC 130
Reset processor	Cycle num 303
Nb of exec stages	Execute 0
ByPass	Lost cycles 250
Size of register files	Debug
Branch behavioral	Memory trace <input type="checkbox"/> data <input type="checkbox"/> instructions <input type="checkbox"/>
Static prediction	Predictor value
Dynamic prediction	
Predictor size	

2. **With Bypass:**

- **Cycle Number : 276**
- **Lost Cycles : 223**



3. Calculation of saved cycles:

- **Cycles Saved = Cycle Number without Bypass – Cycle Number with Bypass**
- **Cycles Saved=303 - 276 =27**
- **Lost Cycles Saved = Lost Cycles without Bypass – Lost Cycles with Bypass**
- **Lost Cycles Saved= 250 – 223 =27**

D. Conclusion about the Bypass Technique:

The bypass technique consistently demonstrates significant performance improvements by saving 27 cycles and reducing the number of lost cycles by 27 in an 8-stage pipeline configuration. This aligns with earlier findings from the 6-stage configuration, highlighting the bypass technique's robustness and effectiveness in mitigating data hazards, improving processor efficiency, and enhancing overall performance. The consistent savings across different configurations confirm the scalability and practical benefits of the bypass technique in pipelined processor architectures.

IV. TASK 4

A. Explain which technique for branch instructions could be interesting:

1. Nothing:

- This option means no branch prediction is used.
- The processor will always wait to resolve the branch, leading to potential stalls.

2. Delay:

- This option introduces a delay slot after the branch instruction.
- Instructions in the delay slot are executed regardless of the branch outcome, which can be utilized to improve performance.

3. Static:

- This option uses a simple static branch prediction strategy.
- Common static predictions include "always taken" or "always not taken."
- More advanced static strategies include "backward taken, forward not taken."

4. Dynamic:

- This option employs dynamic branch prediction techniques.
- Dynamic predictors use runtime information to make predictions and adapt to the actual branch behavior.


5. Local History:

- This option uses local history-based branch prediction.
- It keeps track of the history of individual branches to make predictions.

B. Test static and dynamic prediction

1. Configuration for Static Prediction:

- **Pipeline Stages:** 6
- **Branch Behavioral:** Static
- **Static Prediction:** +/- not taken




Results for Static Prediction:

- **Cycle Number:** 190
- **Lost Cycles:** 139

2. Configuration for Dynamic Prediction:

- **Pipeline Stages:** 6
- **Branch Behavioral:** Dynamic
- **Dynamic Prediction:** 2-bit predictor



Results for Dynamic Prediction:

- **Cycle Number:** 181
- **Lost Cycles:** 130

3. Conclusion:

- **Performance Comparison:**
 - Dynamic branch prediction using a 2-bit predictor resulted in a lower cycle count (181) compared to static prediction (190).
 - Similarly, the lost cycles were fewer with dynamic prediction (130) compared to static prediction (139).
- **Effectiveness of Dynamic Prediction:**
 - Dynamic branch prediction is more effective in reducing the number of pipeline stalls due to branch mispredictions.
 - The 2-bit predictor adapts to the actual behavior of the branches, providing more accurate predictions and thus reducing the number of lost cycles and improving overall performance.

V. TASK 5


A. What you need to do before executing the code with the delayed branch technique

technique:

- **Identify Branch Instructions:**
 - Find all branch instructions in your assembly code.
- **Insert Delay Slot Instructions:**
 - Place a useful instruction in the delay slot immediately following each branch instruction.

- **After `brnz R5`, `boucle`:**
 - Insert a useful instruction or a NOP after this branch.
- **After `brp R12`, `SKIPRELU`:**
 - Insert a useful instruction or a NOP after this branch.


C. With Optimization



- **Cycle Number: 102**
- **Lost Cycles: 69**

VI. TASK 6

A. Extract the data memory accesses with JSimRisc (6 pipeline stages)



Configuration and Simulation Steps

1. Load file: EX1.asm
2. Nb of exec stages: 6
3. Memory trace: data
4. Run
5. Save trace

B. With a cache size of 64 elements, try different cache configurations

1. Configuration 1

Configuration of the cache simulator

Clic on the blue lines to open the configuration zones

General configuration

Simulate

Show the access trace : ☒ Oui ; ☐ Non

Configuration of the number of levels of caches : 1

Cache level 1 unified : ☒ Yes ; ☐ No

Cache level 2 unified : ☒ yes ; ☐ No

Cache level 3 unified : ☒ Yes ; ☐ No

Main Memory size : 1 kmots

Main memory time access : 100 ns

Memory access trace : Choose File EX1.asm.mem

Level 1 Cache Configuration

Data cache or unified cache :

Cache size : 64 mots

Block size : 4 mots

Cache access time : 10 ns

Associativity : ☒ Direct associative ; ☐ Completely associative ; ☐ n Ways associative nb ways

Replacement policy : ☐ FIFO ; ☒ LRU ; ☐ Random

Write policy : ☒ Write back ; ☐ Write through

Allocation policy for write : ☒ Write allocate ; ☐ Write no allocate

Instruction cache :

Cache size : mots

Block size : mots

Cache access time : ns

Associativity : ☒ Direct associative ; ☐ Completely associative ; ☐ n Ways associative nb ways

Replacement policy : ☒ FIFO ; ☐ LRU ; ☐ Random

2. Results

```

--Dinero IV cache simulator, version 7
--Written by Jan Edler and Mark D. Hill
--Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
--All rights reserved.
--Copyright (C) 1985, 1989 Mark D. Hill. All rights reserved.
--See -copyright option for details

--Summary of options (-help option gives usage information).

-ll-usize 64
-ll-ubsize 4
-ll-usbeize 4
-ll-uassoc 1
-ll-urepl 1
-ll-ufetch d
-ll-uwalloa a
-ll-uwbac a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat d
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
ll-usage

```

Metrics	Total	Instrn	Data	Read	Write	Misc
-----	-----	-----	-----	-----	-----	-----
Demand Fetches	9	1	9	1	0	0
Fraction of total	1.0000	0.0000	1.0000	0.8889	0.1111	0.0000
Demand Misses	3	0	3	2	1	0
Demand miss rate	0.3333	0.0000	0.3333	0.2500	1.0000	0.0000
Multi-block refs	0					
Bytes From Memory	8					
(/ Demand Fetches)	0.8889					
Bytes To Memory	4					
(/ Demand Writes)	4.0000					
Total Bytes r/w Mem	12					
(/ Demand Fetches)	1.3333					

- Demand Miss Rate: 33.33%
- Bytes from Memory: 8
- Bytes to Memory: 4
- Total Bytes Read/Write: 12

3. Configuration 2

Click on the blue lines to open the configuration zones

General configuration

Simulate

Show the access trace : ☒ Oui ; ☐ Non

Configuration of the number of levels of caches : 1

Cache level 1 unified : ☒ Yes ; ☐ No
 Cache level 2 unified : ☒ Yes ; ☐ No
 Cache level 3 unified : ☒ Yes ; ☐ No

Main Memory size : 1 kmots
 Main memory time access : 100 ns
 Memory access trace : Choose File EX1.asm.mem

Level 1 Cache Configuration

Data cache or unified cache :
 Cache size : 64 mots
 Block size : 16 mots
 Cache access time : 10 ns
 Associativity : ☐ Direct associativity ; ☐ Completely associative ; ☒ n Ways associative 4 nb ways
 Replacement policy : ☐ FIFO ; ☒ LRU ; ☐ Random
 Write policy : ☒ Write back ; ☐ Write through
 Allocation policy for write : ☒ Write allocate ; ☐ Write no allocate

Instruction cache :
 Cache size : mots
 Block size : mots
 Cache access time : ns
 Associativity : ☒ Direct associativity ; ☐ Completely associative ; ☐ n Ways associative nb ways
 Replacement policy : ☒ FIFO ; ☐ LRU ; ☐ Random

4. Results

- Demand Miss Rate: 33.33%
- Bytes from Memory: 48
- Bytes to Memory: 16
- Total Bytes Read/Write: 64

C. Detailed Differences:

1. Number of Misses/Hits:

- Both configurations resulted in 3 misses and 6 hits.

2. Bytes Transferred:

- First Configuration: 8 bytes from memory, 4 bytes to memory.
- Second Configuration: 48 bytes from memory, 16 bytes to **memory**.

3. Block Size Impact:

- The larger block size in the second configuration increases the bytes fetched from memory, which can potentially reduce miss rates in other scenarios.

4. Associativity Impact:

- The 4-way associativity in the second configuration helps in reducing conflict misses, even though it did not affect the miss rate in this specific case.

D. The best cache configuration, and explain

1. General Configuration

- Show the access trace: **Oui**
- Configuration of the number of levels of caches: **1**
- Cache level 1 unified: **Yes**
- Cache level 2 unified: **No**

- Cache level 3 unified: **No**
 - Main Memory size: **1 kmots**
 - Main memory time access: **100 ns**
 - Memory access trace: **EX1.asm.mem** (file should be uploaded)
2. Level 1 Cache Configuration
- Cache size: **64 mots**
 - Block size: **4 mots**
 - Cache access time: **2 ns**
 - Associativity: Select **n Ways associative** and enter **2**
 - Replacement policy: **LRU**
 - Write policy: **Write back**
 - Allocation policy for write: **Write allocate**
3. Explaining
- **Cache Size (64 mots):**
 - A moderate cache size ensures that the cache can store a reasonable amount of data without being too large to manage efficiently. A cache size of 64 mots strikes a balance between capacity and complexity.
 - **Block Size (4 mots):**
 - Smaller block sizes tend to be beneficial for workloads with high spatial locality, where consecutive memory accesses are close to each other. With a block size of 4 mots, we reduce the chances of loading unnecessary data, thereby improving the miss penalty and making efficient use of the cache.
 - **Cache Access Time (2 ns):**
 - A cache access time of 2 ns is reasonable and indicates that the cache can be accessed quickly, which is crucial for maintaining high performance in a pipelined processor environment.
 - **2-way Set Associative:**
 - **Pros:** This configuration reduces conflict misses compared to a direct-mapped cache (1-way associativity) without significantly increasing complexity and cost. By allowing two lines per set, we effectively reduce the likelihood of multiple data items competing for the same cache line.
 - **Cons:** While not as simple as a direct-mapped cache, the slight increase in complexity is justified by the improved performance due to reduced conflict misses.
 - **Replacement Policy (LRU):**
 - LRU (Least Recently Used) is a commonly used and effective replacement policy that ensures that the least recently used data is replaced first. This is effective in improving cache performance

for many typical access patterns where recently accessed data is more likely to be accessed again.

- **Write Policy (Write Back):**
 - Write back is chosen over write through because it tends to offer better performance. With write back, writes are only made to the cache, and the actual memory is updated only when the cache line is replaced. This reduces the number of write operations to the slower main memory, improving overall performance.
- **Allocation Policy for Write (Write Allocate):**
 - Write allocate (also known as fetch on write) is chosen because it ensures that cache lines are allocated for write misses, which can improve performance for write-heavy workloads. This policy works well with the write-back policy to maintain consistency and efficiency.