


CERTICUT: Representation to Certified Placement


Fixed logical circuit and feasible placement space $\mathcal{F}$

Fixed K , capacities (L_k, U_k) , logical wires, and admissible fragment maps


(a) Circuit a




(b) Graph $G^{(a)}$




(c) K -way partition




(d) Certificate




(e) Circuit b




(f) Graph $G^{(b)}$



(g) New partition



(h) Sensitivity



Edge width denotes $\log \rho$; node set and feasible placement space remain fixed across representations.