

The Concept of Near Data Processing & In-Storage Processing

Hung-Wei Tseng

Review: The "data path" in modern heterogeneous computers




PCle supports peer-to-peer communication!



Recap: simply P2P is not enough

- If your data resides in SSD the total out-going bandwidth from SSD is still way lower than the throughput of your computing resources
- If your dataset is large, you will need to partition your computation — DRAM is a better buffer than an SSD

Think different — do we really need to separate data and computation?



Under what criteria do you think NDP can improve performance?

Criteria where NDP can help


Reviewing the roofline model

Peak OPS of target computing resource
min(

Peak memory bandwidth × computational intensity ÷ reduction of data volume
min(

Peak OPS of target NDP device

Peak device internal bandwidth \times computational intensity of NDP program



The "Winning Formula" of Near-Data Processing



Storage Medium Access

Data XCHG Media/Host

Data Preprocessing

Data XCHG
Main Memory/
Accelerator

Compute Kernel

NDP Model

Storage Medium Access Data XCHG Medium /NDP

NDP Computation

Data XCHG Media/ Host

Data
Preproc
essing

Data XCHG Main Memory/ Accelerator Compute Kernel

 $\frac{DataVolume_{raw} \times ComputationIntensity_{NDP}}{ComputationThroughput_{device}}$

Date + ---

 $DataVolume_{afterNDP} \times ComputationIntensity_{afterNDP}$ ComputationThroughput

$$= \frac{DataVolume_{raw}}{Bandwidth_{Amin 20 tot}} + \frac{DataVolume}{Comp}$$

 $DataVolume_{raw} \times ComputationIntensity$

Computation Throughput

The "Winning Formula" of Near-Data Processing

Conventional Model

Storage Medium Access

Data XCHG Media/Host

Data Preprocessing

Data XCHG Main Memory/ Accelerator

Compute Kernel

NDP Model

Storage Medium Access Data XCHG Medium /NDP

NDP Computation

Data XCHG Media/ Host

Data
Preproc
essing

Data XCHG Main Memory/ Accelerator

Compute Kernel

- The NDP computation can help offload computation
- The NDP computation can help reduce data volume
- The NDP computation can facilitate data preprocessing
- The NDP computation itself cannot be too slow

Not the cases of Near-Data Processing

Conventional Model

Storage Medium Access

Data XCHG Media/Host

Data Preprocessing

Data XCHG Main Memory/ Accelerator

Compute Kernel

NDP Model

Storage Medium Access Data XCHG Medium /NDP


NDP Computation

Data XCHG Media/Host Data
Preproc
essing

Data XCHG Main Memory/ Accelerator


Compute Kernel

- The NDP processing exceeds NDP computing resources' capabilities
- The NDP processing does not help reduce data volume
- The NDP device itself does not offer rich internal bandwidth to the computing resource near-by



What's inside an SSD and why do we need them?

What an SSD looks like





Why do we need controllers in SSDs?


- Interfacing with the interconnect
- Maintaining the block device abstraction
- Dealing with the "weird" device characteristics

Flash memory

- Floating gate made by polycrystalline silicon trap electrons
- The voltage level within the floating gate determines the value of the cell
- The floating gates will wear out eventually








NAND flash is just odd!

- Modern SSDs are based on NAND flash memory
- Different operation granularities
 - Read/Program in pages
 - Erase in blocks (64-384 pages)
- Performance of operation varies
 - Read tens of us
 - Program hundreds of us
 - Erase ms
- Limited erase cycles
 - Only 1000 times for "QLC"


Basic flash operations




Why we need a processor in SSDs?

- Modern SSDs are based on NAND flash memory
- Different operation granularities
 - Read/Program in pages
 - Erase in blocks (64-384 pages)
- Performance of operation varies
 - Read tens of us
 - Program hundreds of us
 - Erase ms
- Limited erase cycles
 - Only 1000 times for "QLC"


Types of Flash Chips




Programming in MLC



Programming in MLC




Programming the 2nd page in MLC



Optimizing 1st Page Programming in MLC

4 voltage levels, 2-bit 3.140000000000001243449787580 = 0x40091EB851EB851F= 01000000 00001001 00011110 10111000 01010001 11101011 10000101 00011111 phase #1 phase #1 **Multi-Level Cell** 1 Phase to finish programming the first page! - the phase is shorter now


2nd Page Programming in MLC



QLC = More Density Per NAND Cell




Lower \$ per GB



1 Bit Per Cell First SSD NAND technology

100K P/E Cycles (at technology introduction)






100% increase

10K P/E Cycles


TLC



3 Bits Per Cell

3K P/E Cycles

QLC



4 Bits Per Cell 33% increase

1K P/E Cycles



Fewer writes per cell



Flash performance Not a good practice 1,500 3000 105 Program Time(µs) Erase Time(μs) Read Time(µs) 1,000 70 2000 500 35 1000 3-MLC32 50nm E-SLC8 B-SLC2 50nm B-SLC472nm B-MLC8 72nm 3-MLC32 50nm 2-MLC64 43nm E-SLC8 3-SLC2 50nm 2-MLC64 43nm SLC472nm 3-MLC32 50nm 3-MLC8 72nm **Reads: Program/write: Erase:**

Similar relative performance for reads, writes and erases


less than 2ms

less than 3.6ms


Laura M. Grupp, Adrian M. Caulfield, Joel Coburn, Steven Swanson, Eitan Yaakobi, Paul H. Siegel, and Jack K. Wolf. Characterizing flash memory: anomalies, observations, and applications. In MICRO 2009.

less than 150us


What happens on a write if we use the same abstractions as H.D.D.



What happens on a write with FTL



Garbage Collection in FTL



Multiple channels to improve bandwidth

Flashtec™ NVMe2032 and NVMe2016 Controllers

32- and 16-Channel PCIe Flash Controller Pr

Summary


The Flashtec™ 2nd generation NVMe Controller Family enables the sand data centers to realize the highest performance SSDs utilizing netechnologies. Combining world-class capacity and flexibility, the Flashteliable choice. The Flashtel NVMe2032 and NVMe2016 controllers Express (NVMe) host interface and are optimized for high-performance operations, performing all Flash management operations on-chip are processing and memory resources.

Features

- Flashtec NVMe2032 controller can achieve up to 1 million random read IOPS on 4 KB operations
- Up to 20 TB Flash capacity using 256 GB Flash
- SLC, MLC, Enterprise MLC, and TLC Flash with toggle and ONFI interface
- PCle Gen 3 x8 or dual independent PCle Gen 3 x4 (active, active/standby) host interface
- 16 and 32 independent Flash channels, each supporting up to 8 CE







Electrical Computer Science Engineering

277



