# CprE 381: Computer Organization and Assembly-Level Programming

## **Project Part 2 Report**

Team Members: Evan Gossling


Bridget Schmitt

Jeremy Noesen


Hunter Northern

### Project Teams Group #: Section 5 Group 5

[1.a] Come up with a global list of the datapath values and control signals that are required during each pipeline stage.



#### [1.b.ii] high-level schematic drawing of the interconnection between components.



(Included in report Folder as SoftWareSchem.jpg)

## [1.c.i] include an annotated waveform in your writeup and provide a short discussion of result correctness.

The waveform and the Vsim\_dumpfile for our software\_simple\_tests.s file (included as SimpleTestAnnotation.txt, SimpleTestMips.s, and SimpleTestWF.wlf files) we had an arithmetic test from each of the operation types and continued to test with Branches and control flow but the output properly matched the Mars expected outputs as shown in the waveform and vsim\_dump (even got a "Victory" message).


[1.c.ii] Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness. In your waveform and annotation, provide 3 different examples (at least one data-flow and one control-flow) of where you did not have to use the maximum number of NOPs.

In the Vsim\_Dump from the BubbleSortAnnotation.txt file run on the software scheduled processor we ended up getting the expected output as Mars and sorted the array correctly from our checking of each. I have also included the WaveForm as BubbleSortWaveForm which is annotated by each cycle of the Annotation file.

[1.d] report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).


Full Timing Diagram Given in Folder, FMax: 51.70 mHz with a critical path when going through a branch if equal path as the instruction in one cycle has to go through an adder (subtracts to see if equal) then logic to check zero, then through multiple muxes to check and see if the branch address is being accepted then into another mux to check if we want the PC+4 or a jump address back to the PC Register.

2.a.ii Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.



[2.a.iii] Create a testbench that instantiates all four of the registers in a single design. Show that values that are stored in the initial IF/ID register are available as expected four cycles later, and

that new values can be inserted into the pipeline every single cycle. Most importantly, this testbench should also test that each pipeline register can be individually stalled or flushed.



(starts at yellow line and to the right)

Here, I have all of the pipeline registers connected together. I then set the flush and stall of the registers, and I set an instruction to be passed through. The stall is set to the write enable for the registers, so if it is 1 they will write and if they are 0 they will stall. The flush is set to the reset of the registers, so if it is 1, it will reset/flush the registers and if it is 0 they will not be reset/flushed. In the diagram, depending on when everything is flushed or stalled, the output instruction will be changed. Also, the o\_Inst is the out instructions from the registers in the pipelined order, same with i\_Inst, that is the instruction going into the register in the respective stage. You can see that stalled registers will preserve the value until the next stage and reset values will immediately flush the instruction to 00000000.

[2.b.i] list which instructions produce values, and what signals (i.e., bus names) in the pipeline these correspond to.

Shown in table below

2.b.ii] List which of these same instructions consume values, and what signals in the pipeline these correspond to.

_	A	В	С	D	Е	F	G	Н	I	J
1	Instruction	Produce Value	Signal	Consume Value	Signal Consume	ed				
2	add	yes	ALUout	yes	rs, rt	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegF
3	addi	yes	ALUout	yes	rs, sign extend in	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegP
4	addiu	yes	ALUout	yes	rs, sign extend in	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegP
5	and	yes	ALUout	yes	rs, rt	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
6	andi	yes	ALUout	yes	rs, zero extend i	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
7	lui	yes	ALUout	yes	16 bit imm	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
8	lw	yes	ALUout	yes	rs, sign extend in	MEM/WB -> ALU	stall/flush			
9	nor	yes	ALUout	yes	rs, rt	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
10	xor	yes	ALUout	yes	rs, rt	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
11	xori	yes	ALUout	yes	rs, zero extend i	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
12	or	yes	ALUout	yes	rs, rt	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
13	ori	yes	ALUout	yes	rs, zero extend i	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
14	slt	yes	ALUout	yes	rs, rt	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
15	slti	yes	ALUout	yes	rs, sign extend in	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
16	sll	yes	ALUout	yes	rt, shift amount	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
17	srl	yes	ALUout	yes	rt, shift amount	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
18	sra	yes	ALUout	yes	rt, shift amount	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
19	sw	yes	ALUout	yes - consume v	rt	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
20	sub	yes	ALUout	yes	rs, rt	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
21	subu	yes	ALUout	yes	rs, rt	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	IEMRegRd, iIFII	DRegRs, iIFIDRegf
22	beq	no	n/a	yes - consume v	rs, rt	stall/flush				
23	bne	no	n/a	yes - consume v	rs, rt	stall				
24	j	no	n/a	no - you consum	n/a	flush				
25	jal	yes	n/a	no - you consum	n/a	flush				
26	jr	no	n/a	no - you consum	n/a	stall/flush				
27	repl.qb	yes	ALUout	yes	sign extend imm	iMEMWBRegRd	iIDEXRegRs,	iIDEXRegRt, iEXM	MEMRegRd, iIFII	DRegRs, iIFIDRegF

[2.b.iii] generalized list of potential data dependencies. From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

DM/WB -> ID/EX(ALU) or

DM/WB -> ID/EX with Stall

ID/EX -> ALU

PC, IF/ID will be stalled and ID/EX will be flushed for load-use

IF/ID will be flushed for jump and PC, IF/ID will be stalled with ID/EX will be flushed for JR

For branch, PC and IF/ID will be stalled and ID/EX will be flushed

[2.b.iv] global list of the datapath values and control signals that are required during each pipeline stage

IF/ID: inputs: clock, Stall, reset, instruction, PC Address

Output: instruction, PC Address

ID/EX: inputs: clock, reset, regA, regB, instruction, RS, RT, RD, immediate, PC Adder, ALUOP, Jal, MemWrEn, MemtoReg, ALUSrc, RegWrEn, RegDst, Add/sub, shift direction, shift type, halt, unsigned select, shift amount, logic Control

Outputs: regA, regB, instruction, RS, RT, RD, immediate, PC Adder, ALUOP, Jal, MemWrEn, MemtoReg, ALUSrc, RegWrEn, RegDst, Add/sub, shift direction, shift type, halt, unsigned select, shift amount, logic Control

EX/MEM: inputs: Clock, Reset, Stall, ALUres, PC Adder, RT, RGDST, jal, MemtoReg, RegWrEn, MemWrEn, Halt, instruction

Output: ALUres, PC Adder, RT, RGDST, jal, MemtoReg, RegWrEn, MemWrEn, Halt, instruction

MEM/WB: inputs: Clock, Reset, Stall, ALIres, PC Adder, MemData, RG destination, Jal, MemtoReg, RegWrEn, Halt, instruction

Outputs: ALUres, PC Adder, MemData, RG destination, Jal, MemtoReg, RegWrEn, Halt

```
o_ALURES => s_WBALURES,
o_PCADDR => s_WBPCADDR,
o_MEMDATA => s_WBMEMDATA,
o_Jal => s_WBJal,
o_MemtoReg => s_WBMemtoReg,
o_RegWrEn => s_WBRegWrEn,
o_Halt => s_Halt,
o_RGDST => s_WBREGDST);
```

## [2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs.

j, jal, jr, beq, and bne can all result in the PC being changed to a completely different value. These are decided in the IF/ID stage of our processor (we decide which address is next). Non-sequential updates could also occur when a stall happens, the PC value doesn't

necessarily update sequentially like it should, it stays on the same value. This is decided in our ID stage with our hazard logic, we send a stall to the PC.

[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.


IF/ID: Load Use Stall, Jump/Jal flush, Jr stall, Branch stall

ID/EX: Load Use Flush, Jr flush, Branch flush

EX/MEM: ALU data gets forwarded from here

MEM/WB: Location for register can be forwarded from here


[2.d] implement the hardware-scheduled pipeline using only structural VHDL. As with the previous processors that you have implemented, start with a high-level schematic drawing of the interconnection between components.



[2.e – i, ii, and iii] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

Company   Comp																									_
	♦ vsim3:iRST																								
	♦ veim3:ilnetl d																								
Mail Age   Column		22160000000	VVVVVVVV																						
March   Marc																									
Verling Section   Verling S																									
West   Breat			XXXXXX	00000000	<del></del> i	00000010	00000013	00000013	00000026	100000002	00000000	10100000	100000004	100000000	100000017	10100004	(222222	10100026	10101010	100000000	100000026	100001027	100000000	00000001	00000010
VINIS   DEPAIR   VINIS   VINIS   DEPAIR   VINIS   VINIS   DEPAIR   VINIS	vsim3:s_oC																								
Visida   Part	vsim3:s_Branch																								
VINISTA   PRINCE	vsim3:s IDFlush1			_																		1			
VINISTA   PRINCE	♦ vsim3:s BNF																								
Visida   Part	_																								
Variable   Part   Par	· · · · · · · · · · · · · · · · · · ·																								
	_																								
		1																							
Value   Part																									
			XXXXXX	00400004 0	0400008	0040000C	00400010	00400014	00400018	0040001C	00400020	00400024	00400028	0040002C	00400030	00400034	00400038	0040003C	00400040	00400044	00400048	10040004C	00400050	00400054	00400058
	→ vsim3:s_PCADDR4		XXXXXX	00400004 0	0400008	0040000C	00400010	00400014	00400018	0040001C	00400020	00400024	00400028	0040002C	00400030	00400034	00400038	0040003C	00400040	100400044	00400048	10040004C	00400050	00400054	00400058
↑ visins   DPA   visins   DPA   ↑ vis	→m3:s_IDPCADDR		(0000000	0 (0	0400004	00400008	0040000C	00400010	00400014	00400018	0040001C	00400020	00400024	00400028	0040002C	00400030	00400034	00400038	00000000	00400040	00400044	00400048	10040004C	00400050	00400054
↑ visins   DPA   visins   DPA   ↑ vis	vsim3:s IDINST		(0000000	0 12	0080010	25090003	012A4021	01095820	316C0002	316D0005	3C091010	20080004	2D780005	AD280004	8D2E0004	01097827	0169C026	39391010	00000000	014B4825	356A1001	012A402A	29490003	00084080	7C1F4892
Company   Comp	→ vsim3:s IDPA	32'hXXXXXXXX																							
c)         yearinas_iDIMM         22h.ULGP 30b.ULGP 32h0         00000000         000000005         00000		R2'hXXXXXXXX									00000013										00000000		10100000	00000004	00000000
D   SINGREDIALIDE   SINGREDIAL   SINGREDIA					0000010	00000003	00004021	00005920	00000000																
Description			0000000	13	0000010	00000003	2	00003620	2	00000003	4	2	10000000	100000004		2	FFFFC020	2	00000000	100004823	100001001	11	11	00004080	15
***SIBMENTRES 0  ***JS_DMENTRES 0  **JS_DMENTRES			0				-		,		4	-	0	-		3		,	0	13	13	1	1		
3.35 DAHIWRER 0 0			0													2	.3	3	0	.l	11	10			
		)	<b>⊢</b> ∣																						
Mark   DALUSEC   Mark   DALUSEC   Mark   M		)																							
	im3:s_IDALUSRC																								
Specific Control of	m3:s_IDADDSUB																								
validas   Dalat   D	m3:s IDSHFTDIR																			<b></b>					
Second column   Second colum	↓3:s IDSHFTTYPE  ↓																								
Second column   Second colum	♦ vsim3:s IDHalt																								
→a.s. Control Flow 0         2         xxxxxxxx         00000000         00400001         0040001<																									
- 3.8 EXPEADING - 3.9 SEXPEADING - 3.9 S			_																						
c. √ vsim3s_EXPB         32hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		J																							
C   S   S   S   S   S   S   S   S   S						00400004	00400008	0040000C	00400010	00400014	00400018	0040001C	00400020												00400050
□ → wismiss_EXALURES 37hXXXXXXX																									
**C ** VIRINGS EXIMA************************************																									
C          Jum3s EXPB0MM         27MXXXXXX         XXXXXXX         XXXXXXX         XXXXXXX         XXXXXXX         XXXXXXX         XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	■m3:s_EXALURES		XXXXXX	00000000		00000010	00000013	00000013	00000026	00000002	00000000	10100000	00000004	00000000	00000017	10100004	EFEFFFB	10100026	10101010	00000000	00000026	00001027	00000000		
C → vsim3s_EXRS         ShXX         XX         Q0         Q8         Q9         Q8         QB         Q0         Q8         Q9         Q8         QB         Q0         Q8         Q9         QA         Q0         QB         QB         Q0         QB         QB         QD         QB         QB         QB         QD         QB			XXXXXX	00000000		00000010	00000003	00004021	00005820	00000002	00000005	00001010	00000004	00000005	00000004		00007827	FFFFC026	00001010	00000000	00004825	00001001	0000402A	00000003	00004080
*** vsmmas_EXRT*** SNXX***			XXXXXXXX																						
*** vsmmas_EXRT*** SNXX***	■ 🔷 vsim3:s EXRS		XX	00			08	09	08	OB		00		OB	09		08	OB	09	00	0A	OB	109	0A	00
C → vsim3s_EXRD     5hXX     XX     (00     08     (08     (00     02     (00     09     (02     (00			XX	00		08	09	0A	09	10C	OD	09	108			0F	09		19	100	IOB	IOA		09	108
D → VISINGS_EXSHAMT         STREGOST         STRAW         XX         (00         08         09         08         00         00         09         08         18         08         0E         0F         18         19         00         09         0A         08         09         08           The VISINGS_EXCHAUTOR STAND         XX         (00         2         3         4         2         0         2         3         1         1         0				00				08	0B	00							0F	18	02	00	09	02	108		
□				00		OB.	00	UB	OR.	nc .	OD.			19	NΩ	OE.			10		00	I O A	08	_	
D ♦ ysim3s EXALUOP 9hX X 0 2 3 1 0 3 1 0 0				00		-	03	00	00	100	100	0.5	100	110	.00	, UL	01	10	13	100	103	107	100		
			^^	00		_				10		,									1		,		0
- 25 EXCORPTION X 10 12 3 10 11 10 10 12 3 10 11 10 10 10 10 10 10 10 10 10 10 10			Χ	0						.3		4	. 2	10	, Z		3			10	13		1		U
2	+m3:s_EXLogicCtrl		Х	0													2	3		10	1		10		
100 ns 150 ns 250 ns 300 ns 350 ns 400 ns 450 ns	ti = 0	1440020			1 1 1		1 1 1	1.1		1 1 1	<del></del>	- T	- T							<del>i                                    </del>	<del></del>	1111	1111	1111	
	Now	1448820 NS	15		50 ns		100	ns		150 ns		20	ns .		250 ns		300	l ns		350 ns		40	0 ns		450 ns

Here is part of our waveform for test i, the forwarding test. The full waveform is saved as fowarding\_vsim.wlf in our Proj2 Docs folder. We were not able to make it fully work. This is a result of a faulty forwarding unit. We tried to cover the cases, but we are missing something and out of time. The modelsim dump is in the same folder named modelsim\_dump\_2\_i. For the second test, the results for the second test is the same. We were unable to make it fully work, the modelsim dump is in the same folder named modelsim\_dump\_2\_ii and the waveform is named hazard\_control\_vsim.wlf. Here is a snippet of the waveform.



[2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

ID/EX.RegisterRd	= IF/ID.RegisterRs									
Inst / Cycle	1	2	3	4	5	6				
addi \$t0, \$0, 255	IF	ID	EX	MEM	WB		Rd = \$t0			
addi \$t1, \$t0, 255		IF	ID	EX	MEM	WB	Rs = \$t0			
ID/EX.RegisterRd	= IF/ID.RegisterRt									
Inst / Cycle	1	2	3	4	5	6				
addi \$t2, \$0, 255	IF	ID	EX	MEM	WB		Rd = \$t2			
add \$t3, \$0, \$t2		IF	ID	EX	MEM	WB	Rt = \$t2			
EX/MEM.RegisterF	td = IF/ID.Register	Rs								
Inst / Cycle	1	2	3	4	5	6	7			
addi \$t4, \$0, 255	IF	ID	EX	MEM	WB			Rd = \$t4		
addi \$t5, \$0, 127		IF	ID	EX	MEM	WB				
addi \$t5, \$t4, 255			IF	ID	EX	MEM	WB	Rs = \$t4		
EX/MEM.RegisterF	td = IF/ID.Register	Rt								
Inst / Cycle	1	. 2	3	4	5	6	7			
addi \$t6, \$0, 255	IF	ID	EX	MEM	WB			Rd = \$t6		
addi \$t7, \$0, 127		IF	ID	EX	MEM	WB				
add \$t7, \$0, \$t6			IF	ID	EX	MEM	WB	Rt = \$t6		
Combined cases										
Inst / Cycle	1	2	3	4	5	6	7	8	9	
addi \$t0, \$0, 255	IF	ID	EX	MEM	WB					Rd = \$t0
addi \$t1, \$t0, 255		IF	ID	EX	MEM	WB				Rs = \$t0
addi \$t1, \$t0, 255			IF	ID	EX	MEM	WB			Rs = \$t0, Rd = \$t
add \$t2, \$0, \$t1				IF	ID	EX	MEM	WB		Rt = \$t1
add \$t2, \$0, \$t1					IF	ID	EX	MEM	WB	Rt = \$t1

[2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.



[2.f] report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

Fmax: 48.92 mhz

Critical path: IMEM > MUXes Within the RegFile > ADDERSUB to get the Difference between the 2 ports > Setting the Zero with dataflow from the adder result > Or for the 2 branch conditionals > MUXPCADD to see if taking branch conditional or PC+4 > Write Back to the PC.