

# CprE 381: Computer Organization and Assembly-Level Programming

## Project Part 1 Report

Team Members: Hunter Northern

Bridget Schmitt


Jeremy Noessen

Project Teams Group #: 381

*Refer to the highlighted language in the project 1 instruction for the context of the following questions.*

[Part 1 (d)] **Include your final MIPS processor schematic in your lab report.**

*the set of instructions you will need to implement, the naming approach and module breakdown.*




[Part 2 (a.i)] Create a spreadsheet detailing the list of  $M$  instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the  $N$  control signals needed by your datapath implementation. The end result should be an  $N \times M$  table where each row corresponds to the output of the control logic module for a given instruction.


Included as Proj1\_control\_signals.xlsx

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually, and show that your output matches the expected control signals from problem 1(a).


Addi:




Add:




### Addiu:




### Addu:




And:




Andi:




Lui:




Lw:




Nor:




Xor:




Xori:




Or:




Ori:




slt:




slti:




sll:




srl:




sra:




SW:




sub:




subu:



beq:



bne:




j:

	Msgs		Ln#	
+ s_iOP	6'h02	102	238	s_iFunc <= "100010";
+ s_iFunc	6'h22	22	239	
+ s_oALUOp	3'h0	10	240	wait for gCLK_HPER*2;
+ s_oLogicChoice	2'h0	0	241	-- Test case 24: Expected j
+ s_oRegDst	0		242	
+ s_oBranch	0		243	
+ s_oMemtoReg	0		244	s_iOP <= "000010";
+ s_oMemWrite	0		245	s_iFunc <= "100010";
+ s_oALUSrc	0		246	
+ s_oADDSSUB	0		247	wait for gCLK_HPER*2;
+ s_oSHFTDIR	0		248	
+ s_oSHFTTYPE	0		249	-- Test case 25: Expected jal
+ s_oJr	0		250	
+ s_oJal	0		251	s_iOP <= "000011";
+ s_oBNE	0		252	s_iFunc <= "100010";
+ s_oRegWrite	0		253	
+ s_Unsigned	0		254	wait for gCLK_HPER*2;
+ sJ	1		255	


jal:

	Msgs		Ln#	
+ s_iOP	6'h03	103	243	
+ s_iFunc	6'h22	22	244	s_iOP <= "000010";
+ s_oALUOp	3'h0	0	245	s_iFunc <= "100010";
+ s_oLogicChoice	2'h0	0	246	
+ s_oRegDst	0		247	wait for gCLK_HPER*2;
+ s_oBranch	0		248	
+ s_oMemtoReg	1		249	-- Test case 25: Expected jal
+ s_oMemWrite	0		250	
+ s_oALUSrc	0		251	s_iOP <= "000011";
+ s_oADDSSUB	0		252	s_iFunc <= "100010";
+ s_oSHFTDIR	0		253	
+ s_oSHFTTYPE	0		254	wait for gCLK_HPER*2;
+ s_oJr	0		255	
+ s_oJal	1		256	-- Test case 26: Expected jal
+ s_oBNE	0		257	
+ s_oRegWrite	0		258	s_iOP <= "000000";
+ s_Unsigned	0		259	s_iFunc <= "001000";
+ sJ	1		260	
			261	wait for gCLK_HPER*2;
			262	

jr: --mistyped saying 26 was jal again but it was jr



repl.qb:



[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

BNE: must take a Branch not equal input to an and gate anded with not Zero, this must activate the branch address or keep the normally incremented PCAddress.

BEQ: must take a Branch is Equal input to an and gate with ZERO, to then choose for a multiplexer whether to branch or stay on same PC Address.


Jal: Jump and link must set register 31 to the PC Address incremented 4, by using a multiplexer on the write address port of the register file and porting the PC Address + 4 into a multiplexer to choose to take the output from the mem or ALU or the PCAddress and activates the PC Address when Jal is active to 1.

J: Jump runs to a multiplexer to choose between the given jump address extended by 2 0s and taking the first bits of the PC Address, or to keep the normal PC Address.

Jr: Jump Register jumps to the saved register address in RS usually register 31, Jr signal is used to choose between the Jr Address input, or the normal PC + 4 Address.


[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?

We needed BNE, BEQ, Jal, J, Jr to work out our control flow operations.




[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use Modelsim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the Modelsim waveforms in your writeup.

### Normal Increment:



### Normal Increment:



### BEQ:

	Msgs		Ln#	
◆ s_CLK	0		114	--Test 2 Branch EQ Expecting instruction Addr output 5 3+2
◆ s_IMWE	0		115	
◆ s_RST	0		116	
◆ s_Branch	1		117	s_Branch <= '1';
◆ s_BNE	0		118	s_BNE <= '0';
◆ s_Jal	0		119	s_Jal <= '0';
◆ s_ZERO	1		120	s_ZERO <= '1';
◆ s_Jr	0		121	s_Jr <= '0';
◆ s_J	0		122	s_J <= '0';
+◆ s_BranchImmAddr	32'h00000002	00000002	123	s_iWrittenDST <= "00001";
+◆ s_WriteData	32'h00000000	00000000	124	s_JumpAddr <= "00000000000000000000000000000000";
+◆ s_RS	32'h00000000	00000000	125	s_BranchImmAddr <= x"00000002";
+◆ s_JaloDataWrite	32'h00000000	00000000	126	s_WriteData <= x"00000000";
+◆ s_JumpAddr	26'h0000000	0000000	127	s_RS <= x"00000000";
+◆ s_oWriteDST	5'h01	01	128	
+◆ s_iWriteDST	5'h01	01	129	wait for gCLK_HPER*2;
+◆ s_InstrAddr	10'h002	002	130	

BNE:

	Msgs		Ln#	
◆ s_CLK	0		129	wait for gCLK_HPER*2;
◆ s_IMWE	0		130	
◆ s_RST	0		131	--Test 3 BNE Expecting instruction Addr 7 6+1
◆ s_Branch	1		132	
◆ s_BNE	0		133	s_Branch <= '1';
◆ s_Jal	0		134	s_BNE <= '0';
◆ s_ZERO	1		135	s_Jal <= '0';
◆ s_Jr	0		136	s_ZERO <= '1';
◆ s_J	0		137	s_Jr <= '0';
+◆ s_BranchImmAddr	32'h00000001	00000001	138	s_J <= '0';
+◆ s_WriteData	32'h00000000	00000000	139	s_iWriteDST <= "00001";
+◆ s_RS	32'h00000000	00000000	140	s_JumpAddr <= "00000000000000000000000000000000";
+◆ s_JaloDataWrite	32'h00000000	00000000	141	s_BranchImmAddr <= x"00000001";
+◆ s_JumpAddr	26'h0000000	0000000	142	s_WriteData <= x"00000000";
+◆ s_oWriteDST	5'h01	01	143	s_RS <= x"00000000";
+◆ s_iWriteDST	5'h01	01	144	
+◆ s_InstrAddr	10'h005	005	145	wait for gCLK_HPER*2;

J:

	Msgs		Ln#	
◆ s_CLK	0		144	
◆ s_IMWE	0		145	wait for gCLK_HPER*2;
◆ s_RST	0		146	
◆ s_Branch	0		147	--Test 4 Jump Expecting Addr Output 0
◆ s_BNE	0		148	
◆ s_Jal	0		149	s_Branch <= '0';
◆ s_ZERO	1		150	s_BNE <= '0';
◆ s_Jr	0		151	s_Jal <= '0';
◆ s_J	1		152	s_ZERO <= '1';
+◆ s_BranchImmAddr	32'h00000004	00000004	153	s_Jr <= '0';
+◆ s_WriteData	32'h00000000	00000000	154	s_J <= '1';
+◆ s_RS	32'h00000000	00000000	155	s_iWriteDST <= "00001";
+◆ s_JaloDataWrite	32'h00000000	00000000	156	s_JumpAddr <= "00000000000000000000000000000000";
+◆ s_JumpAddr	26'h0000000	0000000	157	s_BranchImmAddr <= x"00000004";
+◆ s_oWriteDST	5'h01	01	158	s_WriteData <= x"00000000";
+◆ s_iWriteDST	5'h01	01	159	s_RS <= x"00000000";
+◆ s_InstrAddr	10'h007	007	160	
			161	wait for gCLK_HPER*2;

Jal:

		Message
◆	s_CLK	0
◆	s_IMWE	0
◆	s_RST	0
◆	s_Branch	0
◆	s_BNE	0
◆	s_Jal	1
◆	s_ZERO	1
◆	s_Jr	0
◆	s_J	1
+	s_BranchImmAddr	32'h00000004
+	s_WriteData	32'h00000000
+	s_RS	32'h00000000
+	s_JaloDataWrite	32'h00000004
+	s_JumpAddr	26'h00000003
+	s_oWriteDST	5'h1F
+	s_iWriteDST	5'h01
+	s_InstrAddr	10'h000

Jr:

s_CLK	0			
s_IMWE	0			
s_RST	0			
s_Branch	0			
s_BNE	0			
s_Jal	1			
s_ZERO	1			
s_Jr	0			
s_J	1			
+ s_BranchImmAddr	32'h00000004	00000004		
+ s_WriteData	32'h00000000	00000000		
+ s_RS	32'h00000000	00100004		
+ s_JaloDataWrite	32'h00000004	00000000		
+ s_JumpAddr	26'h00000003	0000000C		
+ s_oWriteDST	5'h1F	01		
+ s_iWriteDST	5'h01	01		
+ s_InstAddr	10'h000	003 . 001		

```

s_Jr <= '0';
s_J <= '1';
s_iWriteDST <= "00001";
s_JumpAddr <= "00000000000000000000000000000011";
s_BranchImmAddr <= x"00000004";
s_WriteData <= x"00000000";
s_RS <= x"00000000";

wait for gCLK_HPER*2;

--Test 6 JR expecting Address 1

s_Branch <= '0';
s_BNE <= '0';
s_Jal <= '0';
s_ZERO <= '0';
s_Jr <= '1';
s_J <= '0';
s_iWriteDST <= "00001";
s_JumpAddr <= "0000000000000000000000000000001100";
s_BranchImmAddr <= x"00000004";
s_WriteData <= x"00000000";
s_RS <= x"00100004";

```

[Part 2 (c.i.1)] Describe the difference between logical (**srl**) and arithmetic (**sra**) shifts.  
Why does MIPS not have a **sla** instruction?

Srl fills in zeros in the shift, while sra fills in the sign bit. MIPS does not have a sla instruction, as the sign bit is only the most significant bit. Sla would most likely fill the least significant bit, which would change the value of the data being shifted in an undesired way.

[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.


By using a control bit, the shifter can switch between filling with zeros and filling with the sign bit using a multiplexor.

[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.


To support left shifting operations, all the right shifter would need to do is reverse the order of bits of the input, then do a right shift, and then reverse the output bits again. This would essentially create a left shift.

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the Modelsim waveforms in your writeup.


SLL:



SRL:



SRA:




[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.


We had to decide to combine our logic outputs in our ALU into one Logic Unit in order to save space on our ALU operation select multiplexer.

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.


### Checking For ZERO:




### SLL:




## SRL:




## SRA:




## SLT True:




## SLT False:




### SLT True Negative v Positive:




### ADD with Overflow:




### ADD Unsigned / No Overflow:




Sub:




AND:



OR:



NOR:



XOR:

	Msgs	Ln#	1/16 Driver Lines
+ s_iPA	32'b01111111...	247	-- Test case 13: Expected XOR
+ s_ipBoIMM	32'b0000000001...	248	
+ s_oALURES	32'b01111110...	249	
+ s_iAddSub	1	250	s_iPA <= x"7FFFFFFF";
+ s_iShiftTYP	0	251	s_ipBoIMM <= x"01111111";
+ s_iShiftDIR	1	252	s_iSHAMT <= "00011";
+ s_iUnsign	0	253	s_iALUOP <= "011";
+ s_oOvrFlw	0	254	s_iShiftDIR <= '1';
+ s_oZERO	0	255	s_iShiftTYP <= '0';
+ s_iSHAMT	5'h03	256	s_iLogicCtrl <= "11";
+ s_iALUOP	3'h3	257	s_iAddSub <= '1';
+ s_iLogicCtrl	2'h3	258	s_iUnsign <= '0';
		259	
		260	wait for gCLK_HPER*2;
		261	

LUI:


	Msgs	Ln#	1/16 Driver Lines
+ s_iPA	32'h7FFFFFFF	262	-- Test case 14: Expected LUI
+ s_ipBoIMM	32'h0111ABCD	263	
+ s_oALURES	32'hABCD0000	264	s_iPA <= x"7FFFFFFF";
+ s_iAddSub	1	265	s_ipBoIMM <= x"0111ABCD";
+ s_iShiftTYP	0	266	s_iSHAMT <= "00011";
+ s_iShiftDIR	1	267	s_iALUOP <= "100";
+ s_iUnsign	0	268	s_iShiftDIR <= '1';
+ s_oOvrFlw	0	269	s_iShiftTYP <= '0';
+ s_oZERO	0	270	s_iLogicCtrl <= "11";
+ s_iSHAMT	5'h03	271	s_iAddSub <= '1';
+ s_iALUOP	3'h4	272	s_iUnsign <= '0';
+ s_iLogicCtrl	2'h3	273	
		274	

REPL:

	Msgs	Ln#	1/16 Driver Lines
+ s_iPA	32'h7FFFFFFF	276	-- Test case 15: Expected REPLQB
+ s_ipBoIMM	32'h0111ABCD	277	
+ s_oALURES	32'hCDCDCDCD	278	s_iPA <= x"7FFFFFFF";
+ s_iAddSub	1	279	s_ipBoIMM <= x"0111ABCD";
+ s_iShiftTYP	0	280	s_iSHAMT <= "00011";
+ s_iShiftDIR	1	281	s_iALUOP <= "101";
+ s_iUnsign	0	282	s_iShiftDIR <= '1';
+ s_oOvrFlw	0	283	s_iShiftTYP <= '0';
+ s_oZERO	0	284	s_iLogicCtrl <= "11";
+ s_iSHAMT	5'h03	285	s_iAddSub <= '1';
+ s_iALUOP	3'h5	286	s_iUnsign <= '0';
+ s_iLogicCtrl	2'h3	287	
		288	
		289	wait for gCLK_HPER*2;

[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt implemented?

Overflow is calculated by XORing the top carry in bit of the adder with the carry out bit of the adder. ZERO is calculated by NOTing / NORing each bit of the Adder sum Ord together. SLT is implemented by taking the top bit of the subtraction of two numbers and concatenating 31 0s in front of it.



[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.

SHOWN ABOVE

[Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

I tested them numerously with positive and negative values where important and checked the Overflow and Zero output functionality.

[Part 3] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.  
(Waveform can be found at “Test Programs/base.wlf” as the image is too large)

```
Cycle: 30
Incorrect Write to Register File
MARS instruction number: 30      Instruction: repl
MARS: Register Write to Reg: 0x0C Val: 0x02020202
Student: Register Write to Reg: 0x02 Val: 0x92929292
```

```
Cycle: 31
Incorrect Write to Register File
MARS instruction number: 31      Instruction: repl
MARS: Register Write to Reg: 0x0D Val: 0x04040404
Student: Register Write to Reg: 0x04 Val: 0x92929292
```

```
Cycle: 1025
MARS Stopped Execution, Student Improperly Continues
MARS instruction number: NA      Instruction: NA
MARS: Execution Ended
Student: Register Write to Reg: 0x08 Val: 0xFFFFFFF8
```

You have reached the maximum mismatches (3)

When this test application is run in MARS, it runs to completion, and all values passed around to registers and memory are correct through manual testing. On our processor, there are some issues. One has to do with the implementation of repl.qb not behaving entirely correct (0x0 becomes 0x9 for some reason). The other issue may be caused by

how we end our program through setting \$v0 and doing a syscall. These three errors above are the only three thrown by this program on our processor.

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1\_cf\_test.s.

(Waveform can be found at “Test Programs/cf.wlf” as the image is too large)

```
Cycle: 3
Incorrect Write to Register File
MARS instruction number: 3      Instruction: addi $29,$29,-8
MARS: Register Write to Reg: 0x1D Val: 0x7FFFEFF4
Student: Register Write to Reg: 0x1D Val: 0xFFFFFFFF8

Cycle: 4
Incorrect Write to Memory
MARS instruction number: 4      Instruction: sw $31,4($29)
MARS: Memory Write to Addr: 0x7FFFEFF8 Val: 0x00400008
Student: Memory Write to Addr: 0xFFFFFFF8 Val: 0x00400008

Cycle: 5
Incorrect Write to Memory
MARS instruction number: 5      Instruction: sw $4,0($29)
MARS: Memory Write to Addr: 0x7FFFEFF4 Val: 0x0000000A
Student: Memory Write to Addr: 0xFFFFFFF8 Val: 0x0000000A

You have reached the maximum mismatches (3)
```

When this test application is run in MARS, it runs to completion, and all values passed around to registers and memory are correct through manual testing. On our processor, there is an issue where the value of rt (val or addi, addr for sw) is 0x4 less than what is expected. This causes the program to have more than three errors shown above.

[Part 3 (c)] Create and test an application that sorts an array with  $N$  elements using the BubbleSort algorithm ([link](#)). Name this file Proj1\_bubblesort.s.

(Waveform can be found at “Test Programs/bubblesort.wlf” as the image is too large)

```
Cycle: 5
Writing to Different Components
MARS instruction number: 4      Instruction: blez $5,8
MARS: [inst #5] lui $1,4097
Student: Register Write to Reg: 0x01 Val: 0x10010000

Cycle: 21
Writing to Different Components
MARS instruction number: 17      Instruction: bgtz $5,-9
MARS: [inst #18] lw $17,0($4)
Student: Register Write to Reg: 0x02 Val: 0x0000000A

Cycle: 1018
Incorrect Write to Register File
MARS instruction number: 19      Instruction: lw $18,4($4)
MARS: Register Write to Reg: 0x12 Val: 0x00000002
Student: Register Write to Reg: 0x09 Val: 0x00000008

You have reached the maximum mismatches (3)
```

When this test application is run in MARS, it runs to completion, and all values passed around to registers and memory are correct through manual testing. On our processor, there are some issues. The first issue relates to pseudo-instructions used in the programs. Our processor does not fully support these instructions yet, while MARS would deal with treating these as the instructions they are made up of. The other noticed issue relates to how the program exits, similar to the first test program. This program also only has three errors on our processor.

[Part 4] report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematics. What components would you focus on to improve the frequency?

Our Maximum Frequency was 25.05 MHz. With our critical path being LW due to accessing the most components of the processor. Our group would focus on improving the DMEM and IMEM constructs as they took the largest amount of our processing time and would thus most greatly affect the frequency.

the set of instructions you will need to implement, naming approach and module breakdown.

