

Machine-Level Programming I: Basics

15-213/18-213/14-513/15-513: Introduction to Computer Systems 5th Lecture, September 11, 2018

Intel x86 Processors

- Dominate laptop/desktop/server market
- Evolutionary design
- Backwards compatible up until 8086, introduced in 1978
- Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - · But, only small subset encountered with Linux programs
 - Hard to match performance of Reduced Instruction Set Computers
 - But, Intel has done just that!
 - In terms of speed. Less so for low power.

Intel x86 Evolution: Milestones

Name	Date	Transistors	MHz			
■ 8086	1978	29K	5-10			
First 16-b	it Intel processo	r. Basis for IBM PC & DO	OS			
 1MB add 	ress space					
■ 386	1985	275K	16-33			
 First 32 bit Intel processor, referred to as IA32 						
Added "flat addressing", capable of running Unix						
■ Pentium 4	E 2004	125M	2800-3800			
 First 64-bit Intel x86 processor, referred to as x86-64 						
■ Core 2	2006	291M	1060-3333			

2008 Four cores (our shark machines)

■ First multi-core Intel processor

■ Core i7

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations
- C, assembly, machine code

Intel x86 Processors, cont.

■ Machine Evolut	ion		
■ 386	1985	0.3M	Integr
■ Pentium	1993	3.1M	
■ Pentium/MMX	1997	4.5M	
PentiumPro	1995	6.5M	
 Pentium III 	1999	8.2M	
■ Pentium 4	2000	42M	Q
Core 2 Duo	2006	291M	P
Core i7	2008	731M	188
 Core i7 Skylake 	2015	1.9B	
■ Added Features	;		

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations

Core 1 Core 2 Core 3

Shared L3 Cache

- Transition from 32 bits to 64 bits
- More cores

Intel x86 Processors, cont. ■ Past Generations ■ 1st Pentium Pro 1995 600 nm ■ 1st Pentium III 1999 250 nm ■ 1st Pentium 4 2000 180 nm ■ 1st Core 2 Duo 2006 65 nm Process technology dimension = width of narrowest wires (10 nm ≈ 100 atoms wide) ■ Recent & Upcoming Generations Nehalem 2008 2. Sandy Bridge 2011 32 nm 3. Ivy Bridge 2012 22 nm 4. Haswell 2013 22 nm 5. Broadwell 2014 14 nm Skylake 2015 14 nm 7. Kaby Lake 2016 14 nm Coffee Lake 2017 14 nm Cannon Lake 2019?

2018 State of the Art: Coffee Lake



731M

1600-4400

■ Server Model: Xeon E

Integrated graphics

Multi-socket enabled

■ 3.3-3.8 GHz

■ 80-95 W

■ Mobile Model: Core i7

■ 2.2-3.2 GHz

■ 45 W

- Desktop Model: Core i7
- Integrated graphics
- 2.4-4.0 GHz ■ 35-95 W

x86 Clones: Advanced Micro Devices (AMD)

■ Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper
- Then
- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

■ Recent Years

- Intel got its act together
- Leads the world in semiconductor technology
- AMD has fallen behind
- · Relies on external semiconductor manufacturer

Intel's 64-Bit History

- 2001: Intel Attempts Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium)
 - Executes IA32 code only as legacy
 - Performance disappointing
- 2003: AMD Steps in with Evolutionary Solution
- x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
- Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
- Extended Memory 64-bit Technology
- Almost identical to x86-64!
- All but low-end x86 processors support x86-64
 - But, lots of code still runs in 32-bit mode

....

Our Coverage

■ IA32

- The traditional x86
- For 15/18-213: RIP, Summer 2015


■ x86-64

- The standard
- shark> gcc hello.c
- shark> gcc -m64 hello.c

■ Presentation

- Book covers x86-64
- Web aside on IA32
- We will only cover x86-64

Today: Machine Programming I: Basics History of Intel processors and architectures Assembly Basics: Registers, operands, move Arithmetic & logical operations C, assembly, machine code




Definitions

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand for writing correct machine/assembly code
 - Examples: instruction set specification, registers
 - Machine Code: The byte-level programs that a processor executes
 - Assembly Code: A text representation of machine code
- Microarchitecture: Implementation of the architecture
 - Examples: cache sizes and core frequency


■ Example ISAs:


- Intel: x86, IA32, Itanium, x86-64
- ARM: Used in almost all mobile phones
- RISC V: New open-source ISA



Assembly Characteristics: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
- Data values
- Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- (SIMD vector data types of 8, 16, 32 or 64 bytes)
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
- Just contiguously allocated bytes in memory










- Load data from memory into register
 Store register data into memory
- Store register data into memory
- Perform arithmetic function on register or memory data
- Transfer control
- Unconditional jumps to/from procedures
- Conditional branches
- Indirect branches


yant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition








Simple Memory Addressing Modes ■ Normal (R) Mem[Reg[R]] ■ Register R specifies memory address ■ Aha! Pointer dereferencing in C movq (%rcx), %rax ■ Displacement D(R) Mem[Reg[R]+D] ■ Register R specifies start of memory region ■ Constant displacement D specifies offset movq 8 (%rbp), %rdx




















Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
- Register R specifies memory address
- Aha! Pointer dereferencing in C

movq (%rcx),%rax

- Displacement D(R) Mem[Reg[R]+D]
- Register R specifies start of memory region
- Constant displacement D specifies offset

movq 8(%rbp),%rdx

Complete Memory Addressing Modes

- Most General Form
 - D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]
- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 16 integer registers
- Ri: Index register: Any, except for %rsp
- S: Scale: 1, 2, 4, or 8 (why these numbers?)
- Special Cases

(Rb.Ri)

D(Rb,Ri)

(Rb,Ri,S)

Mem[Reg[Rb]+Reg[Ri]] Mem[Reg[Rb]+Reg[Ri]+D] Mem[Reg[Rb]+S*Reg[Ri]]

Address Computation Examples

%rdx 0xf000 ***
%rcx 0x0100 ***

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]

D: Constant "displacement" 1, 2, or 4 bytes

Rb: Base register: Any of 16 integer registers
 Ri: Index register: Any, except for %rsp

S: Scale: 1, 2, 4, or 8 (why these numbers?)

Expression	Address Computation	Address
0x8(%rdx)		
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

Address Computation Examples

%rdx 0xf000 %rcx 0x0100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations
- C, assembly, machine code

Address Computation Instruction

- leaq Src, Dst
- Src is address mode expression
- Set Dst to address denoted by expression
- Uses
- Computing addresses without a memory reference
- E.g., translation of p = &x[i];
- Computing arithmetic expressions of the form x + k*y
 k = 1, 2, 4, or 8
- Example


long m12(long x)
{
 return x*12;
}


Converted to ASM by compiler:


leaq (%rdi,%rdi,2), %rax # t = x+2*x salq \$2, %rax # return t<<2


Some Arithmetic Operations ■ Two Operand Instructions: Format Computation addq Src,Dest Dest = Dest + Src Src,Dest Dest = Dest - Src suba imulq Src,Dest Dest = Dest * Src salq Src,Dest Dest = Dest << Src Also called shig sarq Src,Dest Dest = Dest >> Src Arithmetic shrq Src,Dest Dest = Dest >> Src Loaical xorq Src,Dest Dest = Dest ^ Src andg Src.Dest Dest = Dest & Src orq Src,Dest Dest = Dest | Src ■ Watch out for argument order! Src, Dest (Warning: Intel docs use "op Dest,Src")

■ No distinction between signed and unsigned int (why?)









```
Compiling Into Assembly
C Code (sum.c)
                              Generated x86-64 Assembly
long plus(long x, long y);
                              sumstore:
void sumstore(long x, long y,
                                 movq
call
                                         %rdx, %rbx
            long *dest)
                                         plus
                                 movq
                                         %rax, (%rbx)
  long t = plus(x, y);
                                 popq
                                         %rbx
   *dest = t;
 Obtain (on shark machine) with command
    gcc -Og -S sum.c
 Produces file sum.s
 Warning: Will get very different results on non-Shark
 machines (Andrew Linux, Mac OS-X, ...) due to different
 versions of gcc and different compiler settings.
```

Some Arithmetic Operations

One Operand Instructions

```
        incq
        Dest
        Dest = Dest + 1

        decq
        Dest
        Dest = Dest - 1

        negq
        Dest
        Dest = -Dest

        notq
        Dest
        Dest = "Dest"
```

■ See book for more instructions


Today: Machine Programming I: Basics


- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations
- C, assembly, machine code

```
What it really looks like
```

```
.glob1 sumstore
.type sumstore, @function
sumstore:
.LFB35:
.cfi_startproc
pushq %thx
.cfi_def_cfa_offset 16
.cfi_offset 3, -16
movq %tdx, %thx
call plus
movq %tdx, %thx
call plus
movq %tdx, %thx
call plus
movq %tdx, %thx
.cfi_def_cfs_offset 8
ret
.cfi_def_cfs_offset 8
ret
.cfi_endproc
.LFE35:
.size sumstore, .-sumstore
```


What it really looks like Things that look weird .globl sumstore and are preceded by a ". .type sumstore, @function are generally directives. sumstore: .LFB35: .cfi startproc pushq %rbx .cfi_def_cfa_offset 16 sumstore: pushq .cfi_offset 3, -16 movq call %rdx, %rbx movq %rdx, %rbx plus call plus movq %rax, (%rbx) movq %rax, (%rbx) popq %rbx popq %rbx .cfi_def_cfa_offset 8 .cfi_endproc .LFE35: .size sumstore, .-sumstore





Assembly Characteristics: Data Types ■ "Integer" data of 1, 2, 4, or 8 bytes Data values Addresses (untyped pointers) ■ Floating point data of 4, 8, or 10 bytes ■ (SIMD vector data types of 8, 16, 32 or 64 bytes) ■ Code: Byte sequences encoding series of instructions No aggregate types such as arrays or structures

Just contiguously allocated bytes in memory



```
Alternate Disassembly
                           Disassembled
 Object
 Code
             Dump of assembler code for function sumstore:
0x0400595:
              0x0000000000400595 <+0>: push %rbx
 0x53
              0x0000000000400596 <+1>: mov %rdx,%rbx
 0x48
              0x00000000000400599 <+4>: callq 0x400590 <plus>
              0x000000000040059e <+9>: mov %rax,(%rbx)
 0xd3
              0x000000000004005a1 <+12>:pop %rbx
 0xe8
              0x000000000004005a2 <+13>:retq
 0xf2
 Ovff
 0xff
             ■ Within gdb Debugger

    Disassemble procedure

 0-48
 0x89
 0x03
                disassemble sumstore
 0x5b
0xc3
                ■ Examine the 14 bytes starting at sumstore
                x/14xb sumstore
```

Assembly Characteristics: Operations

- Transfer data between memory and register
 - · Load data from memory into register
 - Store register data into memory
- Perform arithmetic function on register or memory data
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

Disassembling Object Code

Disassembled

0000000000400595 <sumstore>: 400595: 53 push %rbx 400596: 48 89 d3 mov %rdx,%rbx 400599: e8 f2 ff ff ff callq 400590 <plus> 40059e: 48 89 03 %rax,(%rbx) mov 4005a1: 5b %rbx 4005a2: c3

Disassembler

obidump -d sum

- Useful tool for examining object code
- · Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- \blacksquare Can be run on either a . out (complete executable) or . o file

What Can be Disassembled? % objdump -d WINWORD.EXE WINWORD.EXE: file format pei-i386 No symbols in "WINWORD.EXE" Disassembly of section .text: 30001000 < text> 30001000: 30001001: Reverse engineering forbidden by 30001003: Microsoft End User License Agreement Anything that can be interpreted as executable code ■ Disassembler examines bytes and reconstructs assembly source

Machine Programming I: Summary

- History of Intel processors and architectures
 - Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
 - New forms of visible state: program counter, registers, ...
 - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- Assembly Basics: Registers, operands, move
 - The x86-64 move instructions cover wide range of data movement forms
- Arithmetic
 - C compiler will figure out different instruction combinations to carry out computation

and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Editio