

# LAB 2 Kat + Joesph


## How SPI Works





- 3) Main sends data through Mosi, secondary reads it
- 4) Secondary sends data back through MISO (if needed)

## PART 2 Sending Serialized Data over SPI




if green is 0 and black is 1 we can define the shape with gates

eyes (C, ^C, ) 3 (~R2 3 R,)

mouth (C1^C2 \$ R2) ((C1^C0)^(R1) | (R1^R0)

black cells = eyes I mouth

#### Soi-controller



We know the screen into 16x16 blocks So it can thus be split into 8x8 blocks

cops we did more than we needed to

IDLE State:

reset o-valid, i-ready, o-data, Tx and Rx data if i-valid set bitcount and state to TXING

IDLE -----TXING

TXW6 state:

100p through bitcount
When end of the loop is reached
(bitcount==0) State change

TXING TXDONE

TXDONE State

RXING state

if there's no stuff to read state -) IDLE and in if there's stuff to read state -> RXING

KAINE

Shift through input data (loop down through bitcount)

RXDONE State
Set i-R O\_V and O\_DATA
return to IDLE

SPI clock is twice as frequent as screen

we can do posedy behavior and neg edg behavior

Sclk → Csb →

mosi →
miso ←

# **Learning from Professional Code**

## ili94341 display controller

### **Configuration FSM**

There are 2 stored states: cfg\_state, and cfg\_state\_after\_wait (cfg\_ omitted in explanation for lengthiness).

On reset the delay counter and ROM address are set to 0. data\_command\_b, which specifies between sending data and sending commands (1 for data, 0 for commands), is set to 1. Both state state\_after\_wait become GET\_DATA\_SIZE. In this next state the ROM address is increased by 1, state\_after\_wait becomes GET\_CMD and state becomes MEM\_WAIT. In the MEM\_WAIT\_state state becomes state\_after\_wait . The state now transitions to the most recent state of state\_after\_wait, GET\_CMD, where state\_after\_wait becomes SEND\_CMD and state becomes MEM\_WAIT. In MEM\_WAIT, state is once again set to state\_after\_wait, which is now SEND\_CMD. This elongated transition kills time since the memory has latency. Now in sending mode, for as long as the ROM data isn't 0, state\_after\_wait\_becomes\_GET\_DATA\_and state becomes SPI WAIT. This SPI waiting state depends on the delay counter (which counts down to 0) or the SPI transaction wire i\_ready. When either i\_ready is true or the countdown ends, the counter is reset, data\_commandb is set to 1 (data), and state becomes state\_after\_wait, triggering a transition to the GET\_DATA state. Now the ROM address is iterated through in increments of 1, each time (with more delays built in) switching to the SEND\_DATA state. When there are no more bytes of data remaining (with another state-change delay built in) the DONE state is triggered and the Main FSM starts.

#### **Main FSM**

Once again there are two stored states: state and state\_after\_wait.

The first state of this FSM is set by the end of the previous FSM, beginning at TX\_PIXEL\_DATA\_START. data\_comandb is set to 0 (command) and after transitioning temporarily to the wait\_FOR\_SPI state to wait for i\_ready to be true, the state is advanced to TX\_PIXEL\_DATA\_START where data\_commandb is set to 1 (data) and after another run through the waiting state state becomes INCREMENT\_PIXEL. Now each pixel is incremented through column by column, row by row, with state-change delays (repeating the previous few state changes) between each pixel to make sure i\_ready is true every time. When every pixel has been taken

care of, state becomes START\_FRAME where data\_commandb is set to 0 (command), state is set to WAIT\_FOR\_SPI until i\_ready is once again true, in which case the START\_FRAME state begins the cycle anew.

#### Ft6206 controller

#### **Main FSM**


Once again there are two stored states: state and state\_after\_wait.


On reset the initial state is INIT where the state becomes SET\_THRESHOLD\_REG. Here state\_after\_wait becomes SET\_THRESHOLD\_DATA and state becomes WAIT\_FOR\_I2C\_WR in which state becomes state\_after\_wait once i\_ready is true. Once this is the case, state becomes SET\_THRESHOLD\_DATA where state becomes IDLE once waiting again for the I2C write. In the IDLE state, once i\_ready and ena are true, the active register becomes TD\_STATUS and the state transitions to GET\_REG\_REG. Now, after again waiting for I2C write, the state transitions to GET\_REG\_DATA which then takes a detour through WAIT\_FOR\_I2C\_RD to make sure i\_ready and o\_valid are true before switching to GET\_REG\_DONE. In this state if o\_valid is false it switches to IDLE. Otherwise the active register increments and some logic determines if there's a touch, two touches, or no touches, otherwise it reads data from memory. When this process ends state becomes S\_TOUCH\_DONE where some final touches are made like fixing the orientation. Once this is finished, state returns to IDLE` and the process repeats.

# PART 3 Interfacing with VRAM

FSM that can

- 1) Clear memory on button press
- 2) update memory based on touch values
- 3) emit draw signals based on memory





Converting x and y to address

X and y 12 bits Each, X=disp width

y=disp height

display=320 x 240 pixes

RST Count down each pixel of the screen (like a loop) and reset every bit in vram to 0