#### 1. Verilog Data Types

The data storage and transmission elements found in digital hardware are represented using a set of Verilog Hardware Description Language (HDL) data types. The purpose of Verilog HDL is to design digital hardware.

Data types in Verilog are divided into **NETS** and **Registers**. These data types differ in the way that they are assigned and hold values and also they represent different hardware structures.

The Verilog HDL value set consists of four basic values:

VALUE	DEFINITION
0	Logic zero or false
1	Logic one or true
X	Unknown logical value
Z	High impedance of tristate gate

#### 1. NETS

The nets variables represent the physical connection between structural entities. These variables do not store values (except trireg); have the value of their drivers which changes continuously by the driving circuit. Some net data types are wire, tri, wor, trior, wand, triand, tri0, tri1, supply0, supply1 and trireg. **wire** is the most frequently used type. A net data type must be used when a signal is:

- driven by the output of some device.
- declared as an input or in-out port.
- on the left-hand side of a continuous assignment.

#### 2. Registers

The register variables are used in procedural blocks which store values from one assignment to the next. An assignment statement in a procedure acts as a trigger that changes the value of the data storage element. Some register data types are: reg, integer, time and real.reg is the most frequently used type. **Reg** is used for describing logic, **integer** for loop variables and calculations, **real** in system modules, and **time** and **realtime** for storing simulation times in test benches.

#### 2. Array declarations

```
reg [7:0] mema[0:255]; // declares a memory mema of 256 8-bit registers
```

reg arrayb[7:0][0:255]; // declare a two dimensional array of one bit registers

wire w\_array[7:0][5:0]; // declare array of wires

integer inta[1:64]; // an array of 64 integer values

time chng\_hist[1:1000] // an array of 1000 time values

#### **Memory Differences**

A memory of n 1-bit regs is different from an n-bit vector reg

reg [1:n] rega; // An n-bit register is not the same

reg mema [1:n]; // as a memory of n 1-bit registers

### 3. The continuous assignment statement

The continuous assignment statement shall place a continuous assignment on a net data type. This means that whenever an operand in the righthand side expression changes value, the whole right-hand side shall be evaluated and if the new value is different from the previous value, then the new value shall be assigned to the left-hand side.

```
wire mynet;
assign mynet = 1b'1;
```

#### 4. Procedural assignments

Procedural assignments occur within procedures such as **always**, **initial**, **task**, and **function** and can be thought of as triggered assignments. The trigger occurs when the flow of execution in the simulation reaches an assignment within a procedure. Reaching the assignment can be controlled by conditional statements. Event controls, delay controls, if statements, case statements, and looping statements can all be used to control whether assignments are evaluated.

**Example 1:** Declare a 4 bit reg and assign it the value 4.

```
reg[3:0] a = 4'h4;
This is equivalent to writing:
reg[3:0] a;
initial a = 4'h4;
```

There is a significant difference between procedural assignments and continuous assignments:

- Continuous assignments drive nets and are evaluated and updated whenever an input operand changes value.
- Procedural assignments update the value of variables under the control of the procedural flow constructs that surround them.

```
module mux_2_to_1(a, b, out,
                  outbar, sel);
                                                            out
  input a, b, sel;
  output out, outbar;
                                                            outbar
  reg out;
  always @ (a or b or sel)
    if (sel) out = a;
                                     procedural
    else out = b;
                                     description
                                     continuous
  assign outbar = ~out;
                                     description
endmodule
```

The Verilog HDL contains two types of procedural assignment statements:

**Blocking** procedural assignment statements: Evaluation and assignment are immediate

**Non blocking** procedural assignment statements: All assignments deferred until all right-hand sides have been evaluated (end of simulation timestep) It means that nonblocking statements resemble actual hardware more than blocking assignments.

In Verilog, if you want to create sequential logic use a clocked always block with Nonblocking assignments. If you want to create combinational logic use an always block with Blocking assignments. Try not to mix the two in the same always block.

#### Example 2:

```
//non block1.v
                                                          scheduled
module non block1;
                                                          changes at
reg a, b, c, d, e, f;
                                                            time 2
//blocking assignments
                                                             e = 0
initial begin
   a = #10 1; // a will be assigned 1 at time 10
                                                           scheduled
   b = #2 0; // b will be assigned 0 at time 12
                                                          changes at
   c = #4 1; // c will be assigned 1 at time 16
                                                            time 4
end
//non-blocking assignments
                                                             f = 1
initial begin
   d <= #10 1; // d will be assigned 1 at time 10
                                                           scheduled
   e \le #2 0; // e will be assigned 0 at time 2
                                                          changes at
   f <= #4 1; // f will be assigned 1 at time 4
                                                            time 10
end
endmodule
                                                             d = 1
```


```
always @ (posedge clk)
begin
   q1 <= in;
   q2 <= q1;
   out <= q2;
end</pre>
```

"At each rising clock edge, q1, q2, and out simultaneously receive the old values of in, q1, and q2."

```
in D Q q1 D Q out
```


```
always @ (posedge clk)
begin
  q1 = in;
  q2 = q1;
  out = q2;
end
```

"At each rising clock edge, q1 = in. After that, q2 = q1 = in. After that, out = q2 = q1 = in. Therefore out = in."



### Why two ways of assigning values?

Conceptual need for two kinds of assignment (in always blocks):



### **Two Hardware Description Languages**

#### ■ Verilog

- developed in 1984 by Gateway Design Automation
- became an IEEE standard (1364) in 1995
- More popular in US

#### VHDL (VHSIC Hardware Description Language)

- Developed in 1981 by the Department of Defense
- Became an IEEE standard (1076) in 1987
- More popular in Europe
- In this course we will use Verilog

## Defining a module

- A module is the main building block in Verilog
- We first need to declare:
  - Name of the module
  - Types of its connections (input, output)
  - Names of its connections



# Defining a module

```
module example (a, b, c, y);
    input a;
    input b;
    input c;
    output y;

// here comes the circuit description
endmodule
```



## A question of style

### The following two codes are identical

```
module test ( a, b, y );
    input a;
    input b;
    output y;
endmodule
```

### What if we have busses?

- You can also define multi-bit busses.
  - [ range\_start : range\_end ]

#### Example:

```
input [31:0] a; // a[31], a[30] .. a[0]
output [15:8] b1; // b1[15], b1[14] .. b1[8]
output [7:0] b2; // b2[7], b2[6] .. b1[0]
input clk; // single signal
```

## **Basic Syntax**

- Verilog is case sensitive:
  - SomeName and somename are not the same!
- Names cannot start with numbers:
  - 2good is not a valid name

### Whitespace is ignored

```
// Single line comments start with a //
/* Multiline comments
  are defined like this */
```

### **Good Practices**

- Develop/use a consistent naming style
- Use MSB to LSB ordering for busses (little-endian)
  - Try using "a[31:0]" and not "a[0:31]"
- Define one module per file
  - Makes managing your design hierarchy easier
- Use a file name that equals module name
  - i.e. module TryThis is defined in a file called TryThis.v

## There are Two Main Styles of HDL

#### Structural


- Describe how modules are interconnected
- Each module contains other modules (instances)
- ... and interconnections between these modules
- Describes a hierarchy

#### Behavioral

- The module body contains functional description of the circuit
- Contains logical and mathematical operators

#### Practical circuits would use a combination of both

# Structural HDL: Instantiating a Module



### **Module Definitions**

```
module top (A, SEL, C, Y);
                                                  i first
  input A, SEL, C;
  output Y;
  wire n1;
                                      SEL-
                                                     small
                                                                     small
                                       C-
                                                                              top
                                          module small (A, B, Y);
                                             input A;
                                             input B;
                                             output Y;
                                          // description of small
endmodule
                                          endmodule
```

### **Module Definitions**

```
module top (A, SEL, C, Y);
                                                 i first
  input A, SEL, C;
  output Y;
  wire n1;
                                     SEL-
                                                   small
                                                                  small
                                     C-
                                                                           top
                                         module (small)(A, B, Y);
                                           input A;
                                           input B;
                                           output Y;
                                         // description of small
endmodule
                                         endmodule
```

### Wire definitions

```
module top (A, SEL, C, Y);
                                                  i first
  input A, SEL, C;
  output Y;
  wire n1;
                                      SEL-
                                                    small
                                                                    small
                                       C-
                                                                             top
                                          module small (A, B, Y);
                                            input A;
                                            input B;
                                            output Y;
                                          // description of small
endmodule
                                          endmodule
```

### Instantiate first module

```
module top (A, SEL, C, Y);
                                                 i first
  input A, SEL, C;
  output Y;
  wire n1;
                                                   small
                                                                   small
                                     c -
// instantiate small once
small i_first ( .A(A),
                                                                           top
                 .B(SEL),
                 .Y(n1)
                                         module small (A, B, Y);
                                           input A;
                                           input B;
                                           output Y;
                                         // description of small
endmodule
                                         endmodule
```

#### Instantiate second module

```
module top (A, SEL, C, Y);
                                                 i first
  input A, SEL, C;
  output Y;
  wire n1;
                                     SEL-
                                                   small
                                                                  small
// instantiate small once
                                     C-
small i_first ( .A(A),
                                                                           top
                 .B(SEL),
                  V(n1)
                          );
                                         module small (A, B, Y);
                                           input A;
// instantiate small second time
                                           input B;
small i2 ( .A(n1),
                                           output Y;
            .B(C),
            .Y(Y) );
                                         // description of small
endmodule
                                         endmodule
```

#### **Short Instantiation**

```
A i_first i2

A Y N1

SEL B Small C top
```

```
module small (A, B, Y);
  input A;
  input B;
  output Y;

// description of small
endmodule
```

### What Happens with HDL code?

#### Automatic Synthesis

- Modern tools are able to map a behavioral HDL code into gatelevel schematics
- They can perform many optimizations
- ... however they can not guarantee that a solution is optimal
- Most common way of Digital Design these days

#### Simulation

- Allows the behavior of the circuit to be verified without actually manufacturing the circuit
- Simulators can work on behavioral or gate-level schematics


## **Behavioral HDL: Defining Functionality**

```
module example (a, b, c, y);
    input a;
    input b;
    input c;
    output y;

// here comes the circuit description
assign y = ~a & ~b & ~c |
        a & ~b & ~c |
        a & ~b & ~c;

endmodule
```

# **Behavioral HDL: Synthesis Results**




# **Behavioral HDL: Simulating the Circuit**

Now: 800 ns		0 ns 160	320 ns	480	640 ns 800
<b>∛</b> II a	0		-1163 W W		
<b>∛</b> II b	0	1		i.	
<b>3</b> 11 c	0		1 1		
<b>31</b> y	0		17		


### **Bitwise Operators**

# **Bitwise Operators: Synthesis Results**



## **Reduction Operators**


# **Reduction Operators: assign y = &a;**



## **Conditional Assignment**

- ?: is also called a ternary operator as it operates on three inputs:
  - **Γ** ς
  - **d**1
  - **d**0.

# Conditional Assignment: y = s ? d1: d0;



### **More Conditional Assignments**

## **Even More Conditional Assignments**

## **How to Express numbers?**

N' Bxx

8'b0000\_0001

#### (N) Number of bits

Expresses how many bits will be used to store the value

#### ■ (B) Base

Can be b (binary), h (hexadecimal), d (decimal), o (octal)

#### (xx) Number

- The value expressed in base, apart from numbers it can also have X and Z as values.
- Underscore \_ can be used to improve readability

# **Number Representation in Verilog**

Verilog	Stored Number	Verilog	Stored Number
4' b1001	1001	4' d5	0101
8' b1001	0000 1001	12' hFA3	1111 1010 0011
8' b0000_1001	0000 1001	8' o12	00 001 010
8' bxX0X1zZ1	XX0X 1ZZ1	4' h7	0111
'b01	0000 0001	12' h0	0000 0000 0000

### What have seen so far:

- Describing structural hierarchy with Verilog
  - Instantiate modules in an other module
- Writing simple logic equations
  - We can write AND, OR, XOR etc
- Multiplexer functionality
  - If ... then ... else
- We can describe constants
- But there is more:

# Precedence of operations in Verilog

### **Highest**

~	NOT
*,/,%	mult, div, mod
+, -	add,sub
<<,>>>	shift
<<<,>>>	arithmetic shift
<, <=, >, >=	comparison
==, !=	equal, not equal
& <i>,</i> ~&	AND, NAND
^, ~^	XOR, XNOR
,~	OR, NOR
?:	ternary operator

### Lowest

#### An XNOR gate

#### An AND gate

## What is the BEST way of writing Verilog

- Quite simply IT DOES NOT EXIST!
- Code should be easy to understand
  - Sometimes longer code is easier to comprehend
- Hierarchy is very useful
  - In the previous example it did not look like that, but for larger designs it is indispensible
- Try to stay closer to hardware
  - After all the goal is to design hardware