



8 bit Register Design





I type Instructions

$$R[Rt] = R[Rs] \quad \text{operation} \quad \text{SignExt Imm}$$

+ - / *

$$ALUSrc = 1$$

$$\text{memToReg} = 0$$

$$\text{RegDst} = 0$$

$$\text{RegWr} = 1 \quad (\text{register enable})$$

$$\text{MemWr} = 0$$

$$\text{branch} = 0$$

$$\text{ALUOp} = \text{operation} \quad (+ - / *)$$

$$\text{MemRd} = 0$$

	<u>Alu op</u>	<u>Alu Op (binary) (P₂-P₁P₀)</u>
R-type	2 xxxx (func's code)	000
addi	00 (add) R-type	000
andi	3 (and)	010
ori	4 (or)	100
nori	5 (nor)	101
slli	6 (sll)	011
beq	1 (sub)	001
bne	1 (sub)	001
lw	000 (add)	000
sw	000	000

$$P_0 = \text{bne} + \text{beq} + \text{nori} + \text{andi}$$

$$P_1 = \text{R-type} + \text{andi} + \text{slli}$$

$$P_2 = \text{ori} + \text{nori} + \text{slli}$$

ALU (3bit)

ALU Control Unit

			P ₂	P ₁	P ₀	Func	F ₂	F ₁	F ₀	C ₁	C ₀	
0	add	000	P ₂	P ₁	P ₀							
1	xor	001	P ₂	P ₁	P ₀							
2	sub		P ₂	P ₁	P ₀							
3	mult	add 0	0	0	0	X	X	X	0	0	0	✓
4	slt	sub 1	0	0	1	X	X	X	0	0	0	✓
5	nor	and 2	0	1	0	0	0	0	1	1	0	✓
6	and	or 3	0	1	1	X	X	X	1	1	0	✓
7	or	nor 4	1	0	0	X	X	X	1	1	1	✓
		slt 5	1	0	1	X	X	X	1	0	1	✓
			1	1	0	X	X	X	1	0	0	✓
			1	1	1	X	X	X				✓
		add 2	0	1	0	0	0	1	0	0	0	✓
		sub 2	0	1	0	0	1	0	0	1	0	✓
		xor 2	0	1	0	0	1	1	0	0	1	✓
		nor 2	0	1	0	1	0	0	1	0	1	✓
		or 2	0	1	0	1	0	1	1	1	1	✓


$$C_2 = P_2 P_1 P_0 + P_2 P_1 F_0 + P_2 P_0 F_1 + P_1 P_0 F_2$$

$$C_2 = P_2 + P_1 (F_2 + P_0) + P_0 (F_1 + F_2)$$


$$C_1 = P_2' P_0 + P_2 P_1' P_0' + P_2 P_1 (F_2' F_1 F_0' + F_2 F_1' F_0)$$

$$C_1 = P_2' P_0 + P_2 P_1' P_0' + P_2 P_1 (F_2' F_1 F_0' + F_2 F_1' F_0 + F_2' F_0')$$

$$C_0 = P_2 P_1' + P_2' P_1 P_0' (F_2 + F_1 F_0)$$



$3 \times 8 \text{ mux}$



$5 \times 32 \text{ Mux}$

Instructions Plan for test bench

Rtypes

0000_A_B_OUT_FUNC

```
0000_101_100_101_000 // and
0000_101_001_101_000 // and
0000_001_010_101_001 // add
0000_100_011_101_001 // add
0000_101_001_101_010 // sub
0000_101_011_101_010 // sub
```

```
0000_100_101_100_011 // xor
0000_100_101_100_011 // xor
0000_011_101_011_100 // nor
0000_011_010_010_100 // nor
0000_010_001_010_101 // or
0000_010_001_001_101 // or
```

```
0000_001_010_011_000 // and -> r3 = r1 and r2
0000_001_010_011_001 // add -> r3 = r1 + r2
0000_001_010_011_010 // sub -> r3 = r1 - r2
0000_001_010_011_011 // xor -> r3 = r1 xor r2
0000_001_010_011_100 // nor -> r3 = r1 xor r2
0000_001_010_011_101 // or -> r3 = r1 xor r2
```

Itypes

_op_A_res_immed_

```
0001_000_001_000011 // addi -> r1 = r0 + 3
0001_000_010_000111 // addi -> r2 = r0 + 7
0010_001_011_000111 // andi
0010_010_100_000100 // andi
0011_100_101_000111 // ori
0011_101_110_000000 // ori
0100_110_110_000100 // nori
0100_110_110_000100 // nori
0111_000_001_000001 // slti
```

0001_001_001_000000

0001_001_001_000000

Beq

I

0101_001_001_000111

// r1==r1 -> pc=7

0101_001_001_000011

// r1==r1 -> pc=3

SW

1001_001_010_000001

// sw -> Mem[r1+imm(1)] = r2(7)

LW

1000_001_100_000001

// lw -> r4 = Mem[r1+imm(1)]