| | 文档》 | 名 | 实验指导书_lab2.1 | | | |
|-----------------|--------------------|------------|--------------|------------------------------------|--|--|
| | 版本书 | 号 | | 0.4 | | |
| *** **** | 创建。 | 人 | | 计算机组成原理教学组 | | |
| 更新记录 | 创建日 | 期 | 2022/1/1 | | | |
| 更新历史 | | | | | | |
| 序号 | 更新日期 | 更新人 | 版本号 | 更新内容 | | |
| | | | | | | |
| 1 | 2022/1/1 | 陈颖琪 | 0.1 | RISC-V CPU模型虚拟仿真 | | |
| 2 | 2022/1/1 2022/2/24 | 陈颖琪 陈颖琪 | 0.1 | RISC-V CPU模型虚拟仿真 仿真平台说明,添加ripes | | |
| - | | | | | | |

文档错误反馈:

本文档出现错误请联系:

Yingqichen@sjtu.edu.cn

实验二 之 RISC-V CPU 虚拟仿真部分

1、实验目的

- 1、熟悉指令和汇编代码。
- 2、产生指令存储器初始值文件。

2、实验要求

2.1 仿真平台

仿真软件 1: Ripes v2.2.4

RISC-V 32/64b 单周期及流水线架构 CPU 模型仿真软件,下载链接:

https://jbox.sjtu.edu.cn/I/B1IA1R

本部分实验可以此平台为主。

仿真平台 2: WebRISCV

RISC_V32/64b 五级流水线架构 CPU 模型在线仿真平台,主要用于理解流水线执行过程。 在后续的 lab5 实验中也会使用。

平台链接: http://10.119.1.50:81/ (校内网,校外访问需连接交大 VPN)

或 https://webriscv.dii.unisi.it/index.php (备用)

两个仿真平台均可使用。

2.2 仿真测试代码段

本次实验用到如下汇编代码段,可直接于仿真平台1、2输入用,供参考。

lui x10, 0

ori x4, x10, 0

addi x25, x0, 1

addi x26, x0, 2

addi x27, x0, 3

addi x28, x0, 4

sw x25, 0(x4)

sw x26, 4(x4)

sw x27, 8(x4)

sw x28, 12(x4)

addi x5, x0, 4

```
call:
jal sum
sw x12, 0(x4)
lw x19, 0(x4)
sub x18, x19, x12
addi x5, x0, 3
loop2:
addi x5, x5, -1
ori x18, x5, -1
xori x18, x18, 1365
addi x19, x0, -1
andi x20, x19, -1
or x16, x20, x19
xor x18, x20, x19
and x17, x20, x16
beq x5, x0, shift
j loop2
shift:
addi x5, x0, -1
slli x18, x5, 15
slli x18, x18, 16
srai x18, x18, 16
srli x18, x18, 15
fi:
j fi
sum:
add x18, x0, x0
loop:
lw x19, 0(x4)
addi x4, x4, 4
add x18, x18, x19
addi x5, x5, -1
bne x5, x0, loop
slli x12, x18, 0
jr ra
```

2.3 虚拟仿真步骤与要求

补全表格理解代码段含义。

- 1、选择仿真平台1(也可选择其他平台,做对比)输入上述测试代码段;
- 2、设置单周期 CPU 模式;
- 3、通过单步执行仿真理解代码执行的操作,得出其每条指令机器码,补全表 1 中对指令的描述,或者指令执行后的输出,填入表格 1,补全后四列(红色字体)内容;
- 4、提交完整表格。

表 1 测试用代码段功能描述表

| Ad | 标 | 仿真平台 2 | 次 I 侧风 | 机器码 | 1 | 指 | 描述 |
|-----|----------|-----------------|-------------------|-------|----------|----|-----------------------|
| | 你 号 | | | | | | 捆坯 |
| dre | 亏 | 输入代码(这 | | (BIN) | (HEX) | 令 | |
| ss(| | 样输入才不 | 码 | | | 类 | |
| HE | | 会出错) | | | | 型 | |
| X) | | | | | | | |
| 0 | | lui x10, 0 | lui a0, 0 | | 00000537 | | #initialize x10 =base |
| | | | | | | | address 0 |
| 4 | | ori x4, x10, 0 | oritp, a0, 0 | | 00056213 | | #x4<- base address |
| | | | | | | | x10 + offset 0 =0 |
| 8 | | addi x25, x0, 1 | addi s9, x0, 1 | | 00100c93 | | #initialize x25 = 1 |
| С | | addi x26, x0, 2 | addi s10, | | | | |
| | | | x0, 2 | | | | |
| 10 | | addi x27, x0, 3 | addi s11, | | | | |
| | | | x0, 3 | | | | |
| 14 | | addi x28, x0, 4 | addi t3, | | | | |
| | | ddd: //20, //0, | x0, 4 | | | | |
| 18 | | sw x25, 0(x4) | sw s9, | | | | #[0] = 1 |
| 10 | | 3W X23, U(X4) | 0(tp) | | | | #[0] - I |
| 1c | | sw x26, 4(x4) | sw s10, | | | | #[4] = 2 |
| | | | 4(tp) | | | | |
| 20 | | sw x27, 8(x4) | sw s11, | | | | |
| | | , , , | 8(tp) | | | | |
| 24 | | sw x28, 12(x4) | sw t3, | | | | |
| | | , (, | 12(tp) | | | | |
| 28 | | addi x5, x0, 4 | addi t0, | | | | # x5 = 4,循环次数 |
| | | | x0, 4 | | | | |
| 2c | Call | Call: jal sum | jalra, 128 | | | | # call function sum |
| | : | | | | | | 跳转到 pc = 80 |
| 30 | | sw x12, 0(x4) | sw a2, | | | | #[10] <- 0x0000000a |
| | | | 0(tp) | | | | (x12=0x0000000a) |
| | | | (17 | | | | , |
| 34 | | lw x19, 0(x4) | lw s3, | | | | #x19<- [10] |
| | | | 0(tp) | | | | ([10]=0x0000000a) |
| 38 | | sub x18, x19, | sub s2, s3, | | | R | #x18= 0 |
| | | x12 | a2 | | | '` | |
| 3c | | addi x5, x0, 3 | addi t0, | | | | #x5=3 |
| JU | | auui xJ, xU, 3 | x0, 3 | | | | m/J-J |
| 40 | loo | loop2:addi x5, | addi t0, t0, | | | | |
| | p2: | x5, -1 | -1 | | | | |
| 44 | | ori x18, x5, -1 | ori s2, t0, - | | | | #x18=0xfffffff , (x18 |
| 7-7 | | 011 710, 73, 1 | 1 | | | | = x5 or 12bit 立即数 |
| | | | | | | | - AJ OI IZUIL 立时奴 |

| | | | | | | 有符号扩展 0xffffffff) |
|-----------|-------|-------------------|--------------------|----------|---|----------------------|
| 48 | | xori x18, x18, | xori s2, s2, | | | #X18= |
| 70 | | 1365 | 1365 | | | #X10- |
| 4c | | addi x19, x0, - | | | | #X19= |
| 70 | | 1 | x0, -1 | | | #X13- |
| 50 | | andi x20, x19, | andi s4, | | | #X20=0xffffffff , |
| 30 | | -1 | s3, -1 | | | (X20=0xffffffff and |
| | | -1 | 33, -1 | | | Oxffffffff) |
| 54 | | or x16, x20, | or a6, s4, | | | #X16= |
| 34 | | x19 | s3 | | | #X10- |
| 58 | | xor x18, x20, | | | | #X18= |
| 36 | | x19 | s3 | | | #X10- |
| 5c | | | and a7, s4, | | | #X17= |
| 30 | | and x17, x20, | | | | #X1/= |
| CO | | x16 | a6 | | | #IF.C _ 0 |
| 60 | | beq x5, x0, shift | beq t0, x0, 104 | | | #Ifx5 = 0 |
| | | SHIIL | 104 | | | Goto shift after |
| | | | | | | finished loop2 4 |
| C 4 | | : 12 | :-10 64 | | | times, goto pc= 68 |
| 64 | | j loop2 | jal x0, 64 | | | #Loop Loop2 for 4 |
| | 1 | 1.6. 11. 5 | 1.11. 1.0 | | | times, goto pc=40 |
| 68 | shift | shift:addi x5, | addi t0, | | | #X5=0xffffffff |
| | : | x0, -1 | x0, -1 | | | W440 0 5555000 |
| 6c | | slli x18, x5, 15 | slli s2, t0, | | | #X18=0xffff8000 |
| | | III. 40 40 | 15 | | | |
| 70 | | slli x18, x18, | , , | | | #X18= |
| | | 16 | 16 | | | |
| 74 | | srai x18, x18, | | 41095913 | | #X18= |
| | | 16 | 16 | | | |
| 78 | | srli x18, x18, | srli s2, s2, | | | #X18= |
| _ | | 15 | 15 | | | |
| 7c | finis | finish:j finish | jal x0, 124 | | | #Endhere |
| | h: | | | | | |
| 80 | sum | sum:add x18, | add s2, x0, | | | #X18 = |
| | : | x0, x0 | х0 | | | |
| 84 | loo | loop:lw x19, | lw s3, | | | #X19 <- [x4] |
| | p: | 0(x4) | 0(tp) | | | |
| 88 | | addi x4, x4,4 | additp, | | | #x4 <- |
| | | | tp,4 | | | |
| 8c | | add x18, x18, | add s2, s2, | | | #X18= x18 + [x4], |
| | | x19 | s3 | | | x18= |
| 90 | | addi x5, x5, -1 | addi t0, t0, | | | #x5 <- (x5-1),循环次 |
| | | | -1 | | | 数-1 |
| 94 | | bne x5, x0, | bne t0, x0, | | S | #loop 循环累加 |
| | | loop | 132 | | В | 次,结果存于: |

| 98 | slli x12, x18, 0 | slli a2, s2, | | 1 | #X12<- x18 , X12 = |
|----|------------------|--------------|--|---|--------------------|
| | | 0 | | | 0x0000000a,函数调 |
| | | | | | 用结果存于: |
| 9с | Jr ra | jalr x0, | | I | #函数 sum 调用返回, |
| | | 0(ra) | | | 回到 pc = |

3 指令存储器 IP 例化初始化文件产生

完成表 1 后,即可产生 vivado FPGA 开发平台指令存储器 IP 例化时的初始化文件: sc_irom.coe。以便为后续 CPU 核设计提供必要的支持。该文件为文本格式,但是以 coe 作为后缀。格式如下。第一行表示机器码是 16 进制格式。第二行等号后开始列出代码段的机器码,可以用空格或者回车符分隔每条指令最终以分号结束。

memory_initialization_radix=16; memory_initialization_vector=00000537 00056213

00100c93

0

0

0

;

将前面补全的表 1 中的 16 进制机器码逐行写入, 存为 sc_irom.coe。以备后续实验使用。你也可以通过其他汇编器产生机器码后自己编写小程序自动存为该格式文件。

4 思考


以上代码段最开始将数据 1, 2, 3, 4 写到了哪些存储器地址单元?可以查看 memory 页面,找到被更新的单元,作截图。

Ripes 软件中是将.data 段起始地址默认设定为 0x10000000 的。如果用 Ripes 来仿真,为了便于在.Data 段直接观测,如何修改测试程序的前两句,才可以将 1,2,3,4 写到 0x10000000 为基址的.Data 段起始位置?修改后完成仿真,查看 memory 页面,找到.data 段的起始位置,看看是否被改写?从 0x10000000 开始的几个单元是否被更新?理解对应的语句功能含义。


如果使用仿真平台 2 完成以上仿真的话直接用该代码段是否可以?提示:程序加载与仿真界面截图,如图 2 和图 3。如果在仿真平台 2 上进行仿真,第 2 句可改为 ori x4, x10, 1024,其他不变。因为该平台数据存储器(data 段)设置的偏移量为地址 1024 处开始。为便于在界面直接观察数据存储器内的变化结果,可以做此修改。

5 附录

仿真平台 2 测试程序的加载界面截图示意如图 2、图 3 所示,供参考。







仿真平台 2 测试程序加载后的指令和机器码截图,供参考。

| Address 0 (0x0) U-type instruction: Iui a0, 0 | Address 16 (0x10) I-type Instruction: addi s11, x0, 3 | Address 32 (0x20) S-type Instruction: sw s11, 8(tp) |
|--|--|--|
| 000000000000000000010100110111 | 000000000110000000110110010011 | 0000000110110010001001000100011 8 27 4 2 35 |
| 0 10 55 | 3 0 0 27 19 | 2 |
| 00000000000000000000 01010 0110111 | 00000000011 00000 000 11011 0010011 | 000000001000 11011 00100 010 0100011 |
| IMMEDIATE RD OP | IMMEDIATE RS1 FUNCT3 RD OP | IMMEDIATE RS2 RS1 FUNCT3 OP |
| | | Address 36 (0x24) |
| Address 4 (0x4) I-type Instruction: | Address 20 (0x14) | S-type Instruction: |
| ori tp, a0, 0 | I-type Instruction: addi t3, x0, 4 | sw t3, 12(tp) |
| 00000000000001010110001000010011 | 000000001000000000111000010011 | 00000001110000100010011000100011 |
| 0 10 6 4 19 | 4 0 0 28 19 | 12 28 4 2 35 |
| 000000000000 01010 110 00100 0010011 | 00000000100 00000 000 11100 0010011 | 000000001100 11100 00100 010 0100011 |
| IMMEDIATE RS1 FUNCT3 RD OP | IMMEDIATE RS1 FUNCT3 RD OP | IMMEDIATE RS2 RS1 FUNCT3 OP |
| IIIIIIEDIIIE IIDI PONCIS IID OI | INIMEDIATE KST TORCTS KD OF | |
| Address 8 (0x8) | Address 24 (0x18) | Address 40 (0x28) |
| I-type Instruction: | S-type Instruction: | I-type Instruction: |
| addi s9, x0, 1 | sw s9, 0(tp) | addi t0, x0, 4 |
| 000000000010000000110010010011 | 00000001100100100010000000100011 | 000000001000000000001010010011 |
| 1 0 0 25 19 | 0 25 4 2 35 | 4 0 0 5 19 |
| 00000000001 00000 000 11001 0010011 | 00000000000 11001 00100 010 0100011 | 000000000100 00000 000 00101 0010011 |
| IMMEDIATE RS1 FUNCT3 RD OP | IMMEDIATE RS2 RS1 FUNCT3 OP | IMMEDIATE RS1 FUNCT3 RD OP |
| | | |
| Address 12 (0xc) | Address 28 (0x1c) | Address 44 (0x2c) |
| I-type Instruction: | S-type Instruction: | UJ-type Instruction: jal ra, 128 |
| addi s10, x0, 2 | sw s10, 4(tp) 0000000110100010001000100011 | 0000010101000000000000000011101111 |
| 2 0 0 26 19 | | 42 1 111 |
| 2 0 0 17 | | 00000000000000101010 00001 1101111 |
| 000000000010 00000 000 11010 0010011 IMMEDIATE RS1 FUNCT3 RD OP | 000000000100 11010 00100 010 0100011 IMMEDIATE RS2 RS1 FUNCT3 OP | ADDRESS RD OP |
| | | |
| Address 48 (0x30) S-type Instruction: | Address 64 (0x40) I-type Instruction: | Address 80 (0x50) I-type Instruction: |
| S-type Instruction: sw a2, 0(tp) | I-type Instruction: addi t0, t0, -1 | I-type Instruction: andi s4, s3, -1 |
| S-type Instruction: sw a2, 0(tp) 0000000011000010001000000100011 | I-type Instruction: addi t0, t0, -1 11111111111110010100001010010011 | I-type Instruction: |
| S-type Instruction: sw a2, 0(tp) 00000000110000100010000000100011 0 12 4 2 35 | I-type Instruction: addi t0, t0, -1 11111111111100101000001010010011 -1 5 0 5 19 | I-type Instruction: andi s4, s3, -1 111111111111110011111101000010011 -1 19 7 20 19 |
| S-type Instruction: | Hype Instruction: addi t0, t0, -1 | -type Instruction: andi s4, s3, -1 111111111111100111111101000010011 -1 |
| S-type Instruction: sw a2, 0(tp) 00000000110000100010000000100011 0 12 4 2 35 | I-type Instruction: addi t0, t0, -1 11111111111100101000001010010011 -1 5 0 5 19 | I-type Instruction: andi s4, s3, -1 111111111111110011111101000010011 -1 19 7 20 19 |
| S-type Instruction: sw a2, 0(tp) 00000000110000100000000100011 0 12 4 2 35 000000000000 01100 00100 010 0100011 IMMEDIATE RS2 RS1 FUNCT3 OP Address 52 (0x34) I-type Instruction: | Hype Instruction: addi t0, t0, -1 | -type Instruction: andi s4, s3, -1 111111111111100111111101000010011 -1 |
| S-type Instruction: sw a2, 0(tp) 00000001100001000000000100011 0 12 4 2 35 000000000000 01100 00100 010 0100011 IMMEDIATE RS2 RS1 FUNCT3 OP Address 52 (0x34) | Hype Instruction: addit t0, t0, -1 | I-type Instruction: andi s4, s3, -1 |
| S-type Instruction: sw a2, 0(tp) 000000001100001000010000100011 0 12 4 2 35 000000000000 01100 00100 010 0100011 IMMEDIATE RS2 RS1 FUNCT3 OP Address 52 (0x34) I-type Instruction: Iw s3, 0(tp) | I-type Instruction: addi t0, t0, -1 1111111111100101000001010010011 -1 5 0 5 19 11111111111 00101 000 00101 0010011 IMMEDIATE RS1 FUNCT3 RD OP Address 68 (0x44) I-type Instruction: ori s2, t0, -1 | I-type Instruction: and s4, s3, -1 |
| S-type Instruction: sw a2, 0(tp) 0000000110000100000000100011 0 12 4 2 35 000000000000000001100 0010 010 0100011 IMMEDIATE RS2 RS1 FUNCT3 OP Address 52 (0x34) I-type Instruction: Iw s3, 0(tp) 000000000000000010010100110000011 0 4 2 19 3 | I-type Instruction: addi t0, t0, -1 1111111111100101000001010010011 -1 5 0 5 19 11111111111 00101 000 00101 0010011 IMMEDIATE RS1 FUNCT3 RD OP Address 68 (0x44) I-type Instruction: ori s2, t0, -1 11111111111111001011110100100010011 | I-type Instruction: andi s4, s3, -1 |
| S-type Instruction: sw a2, 0(tp) 00000000110000100000000100011 0 12 4 2 35 00000000000000000010100 010 0100011 IMMEDIATE RS2 RS1 FUNCT3 OP Address 52 (0x34) I-type Instruction: Iw s3, 0(tp) 000000000000000010010100110000011 0 4 2 19 3 | I-type Instruction: addit 0, t0, -1 | I-type Instruction: andi s4, s3, -1 |
| S-type Instruction: | Hype Instruction: addit t0, t0, -1 | 1-type Instruction: |
| S-type Instruction: | Hype Instruction: addit t0, t0, -1 | I-type Instruction: |
| S-type Instruction: | Hype Instruction: | I-type Instruction: and is 4, s3, -1 |
| S-type Instruction: | Hype Instruction: addit 0, t0, -1 | 1-type Instruction: |
| S-type Instruction: | Hype Instruction: | I-type Instruction: and s4, s3, -1 |
| S-type Instruction: sw a2, 0(tp) 0000000011000010001000000100011 0 12 4 2 35 00000000000000000001100 0010 010 0100011 IMMEDIATE RS2 RS1 FUNCT3 OP Address 52 (0x34) I-type Instruction: Iw \$3, 0(tp) 00000000000000000010001001100010011 0 4 2 19 3 00000000000000000100 010 10011 0000011 IMMEDIATE RS1 FUNCT3 RD OP Address 56 (0x38) R-type Instruction: sub \$2, \$3, \$2 01000000110010011010010100110011 32 12 19 0 18 51 0100000 01100 10011 000 10010 0110011 FUNCT7 RS2 RS1 FUNCT3 RD OP Address 60 (0x3c) I-type Instruction: addi t0, x0, 3 | Hype Instruction: addit 0, t0, -1 | I-type Instruction: |
| S-type Instruction: sw a2, 0(tp) 0000000011000010000000000011 0 12 4 2 35 00000000000000000000000000000001 IMMEDIATE RS2 RS1 FUNCT3 OP Address 52 (0x34) I-type Instruction: Iw s3, 0(tp) 000000000000000000010001001100000011 0 4 2 19 3 000000000000000000100 010 10011 0000011 IMMEDIATE RS1 FUNCT3 RD OP Address 56 (0x38) R-type Instruction: sub s2, s3, a2 01000000110010011001100110011 32 12 19 0 18 51 1000000 01100 10011 000 10010 0110011 FUNCT7 RS2 RS1 FUNCT3 RD OP Address 60 (0x3c) I-type Instruction: addit 0t, x0, 3 000000000001100100000000001100110011 | Hype Instruction: addit 0, t0, -1 | I-type Instruction: |
| S-type Instruction: | Hype Instruction: | I-type Instruction: |
| S-type Instruction: sw a2, 0(tp) 0000000011000010000000000011 0 12 4 2 35 00000000000000000000000000000001 IMMEDIATE RS2 RS1 FUNCT3 OP Address 52 (0x34) I-type Instruction: Iw s3, 0(tp) 000000000000000000010001001100000011 0 4 2 19 3 000000000000000000100 010 10011 0000011 IMMEDIATE RS1 FUNCT3 RD OP Address 56 (0x38) R-type Instruction: sub s2, s3, a2 01000000110010011001100110011 32 12 19 0 18 51 1000000 01100 10011 000 10010 0110011 FUNCT7 RS2 RS1 FUNCT3 RD OP Address 60 (0x3c) I-type Instruction: addit 0t, x0, 3 000000000001100100000000001100110011 | Hype Instruction: addit 0, t0, -1 | |

Address 96 (0x60) SB-type Instruction:

beq t0, x0, 104 00000000000000101010001100011

| 4 | 0 | 5 | 0 | 99 |
|-------------|-------|-------|--------|---------|
| 00000000100 | 00000 | 00101 | 000 | 1100011 |
| IMMEDIATE | RS2 | RS1 | FUNCT3 | OP |

Address 100 (0x64) UJ-type Instruction:

jal x0, 64

111111011101111111111000001101111

| | -18 | 0 | 111 |
|-----|-----------------------|-------|---------|
| | 111111111111111101110 | 00000 | 1101111 |
| | ADDRESS | RD | OP |
| - [| | | |

Address 104 (0x68) I-type Instruction:

addi t0, x0, -1

11111111111100000000001010010011

| -1 | 0 | 0 | 5 | 19 |
|---------------|-------|--------|-------|---------|
| 1111111111111 | 00000 | 000 | 00101 | 0010011 |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP |

Address 108 (0x6c) I-type Instruction:

slli s2, t0, 15 0000000111100101001100100010011

| 15 | 5 | 1 | 18 | 19 |
|--------------|-------|--------|-------|---------|
| 000000001111 | 00101 | 001 | 10010 | 0010011 |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP |

Address 112 (0x70) I-type Instruction:

slli s2, s2, 16 0000000100001001001100100010011

| 16 | 18 | 1 | 18 | 19 |
|--------------|-------|--------|-------|---------|
| 000000010000 | 10010 | 001 | 10010 | 0010011 |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP |

Address 116 (0x74) I-type Instruction:

srai s2, s2, 16

10000001000010010101100100010011

| -2032 | 18 | 5 | 18 | 19 |
|--------------|-------|--------|-------|---------|
| 100000010000 | 10010 | 101 | 10010 | 0010011 |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP |

Address 120 (0x78) I-type Instruction:

srli s2, s2, 15

0000000111110010101100100010011

| 15 | 18 | 5 | 18 | 19 |
|--------------|-------|--------|-------|---------|
| 000000001111 | 10010 | 101 | 10010 | 0010011 |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP |

Address 124 (0x7c) UJ-type Instruction:

jal x0, 124 00000000000000000000000001101111

| 0 | 0 | 111 |
|---|-------|---------|
| 000000000000000000000000000000000000000 | 00000 | 1101111 |
| ADDRESS | RD | OP |

Address 128 (0x80) R-type Instruction:

add s2, x0, x0 000000000000000000100100110011

| 0 | 0 | 0 | 0 | 18 | 51 |
|---------|-------|-------|--------|-------|---------|
| 0000000 | 00000 | 00000 | 000 | 10010 | 0110011 |
| FUNCT7 | RS2 | RS1 | FUNCT3 | RD | OP |

Address 132 (0x84) I-type Instruction:

lw s3, 0(tp)

| 0 | 4 | 2 | 19 | 3 |
|--------------|-------|--------|-------|---------|
| 000000000000 | 00100 | 010 | 10011 | 0000011 |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP |

Address 136 (0x88) I-type Instruction:

addi tp, tp, 4 0000000010000100000001000010011

| 4 | 4 | 0 | 4 | 19 |
|-------------|-------|--------|-------|---------|
| 00000000100 | 00100 | 000 | 00100 | 0010011 |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP |

Address 140 (0x8c)

R-type Instruction:

add s2, s2, s3 0000001001110010000100100110011

| | 0 | 19 | 18 | 0 | 18 | 51 |
|---|---------|-------|-------|--------|-------|---------|
| | 0000000 | 10011 | 10010 | 000 | 10010 | 0110011 |
| ı | FUNCT7 | RS2 | RS1 | FUNCT3 | RD | OP |

Address 144 (0x90) 1-type Instruction:

addi t0, t0, -1 11111111111100101000001010010011

| -1 | 5 | 0 | 5 | 19 |
|---------------|-------|--------|-------|---------|
| 1111111111111 | 00101 | 000 | 00101 | 0010011 |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP |

Address 148 (0x94) SB-type Instruction:

bne t0, x0, 132 11111110000000101001100011100011

| -8 | 0 | 5 | 1 | 99 |
|--------------|-------|-------|--------|---------|
| 111111111000 | 00000 | 00101 | 001 | 1100011 |
| IMMEDIATE | RS2 | RS1 | FUNCT3 | OP |

Address 152 (0x98) I-type Instruction:

slli a2, s2, 0 0000000000010010010111000010011

| 0 | 18 | 1 | 12 | 19 |
|--------------|-------|--------|-------|---------|
| 000000000000 | 10010 | 001 | 01100 | 0010011 |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP |

Address 156 (0x9c) I-type Instruction:

jalr x0, 0(ra)

| 0000000000000001000000001100111 | | | | | | |
|---------------------------------|-------|--------|-------|---------|--|--|
| 0 | 1 | 0 | 0 | 103 | | |
| 000000000000 | 00001 | 000 | 00000 | 1100111 | | |
| IMMEDIATE | RS1 | FUNCT3 | RD | OP | | |