

# CE-321L/CS-330L: Computer Architecture

# Final Project Report RISC-V Processor

# **Submitted By:**

Hussain Mustansir, Muhammad Anas, Muhammad Wajeeh

# **Research Assistant:**

Ms. Zareen Tabassum

# **Course Instructor:**

Farhan Khan

[25 APR 2024]

# **Contents**

1	Introduction		3
2	Task 1		4
	2.1	Bubble Sort Pseudocode to Machine Code	4
	2.2	Implementation Of Bubble Sort Using Single Cycle	4
	2.3	Simulation Output	5
3	Task 2		9
	3.1	Pipelined RISC V Processor	9
	3.2	Simulation Output	10
4	Task 3		11
	4.1	Implementing Hazard Detection	11
	4.2	Simulation Output	12
5	Performance Comparison		14
6	Conclusion and Challenges		15
7	References		15
8	aqA	endix	15

# Introduction

To build a 5-stage pipelined processor capable of executing any one array sorting algorithm. We chose bubble sort algorithm, and carried the required steps to achieve the following objectives:


- 1. Converting bubble sort pseudocode (from lab 05) to RISC V assembly code and check its working on Venus. Modifying the lab 11 single-cycle processor to run and support the bubble sort code.
- 2. Pipelining the processor and then performing some test instructions separately to ensure the pipelined version is working.
- 3. Introducing hazard detection circuitry to detect hazards (data, control, and structural) and trying to handle them in hardware by using methods i.e.by forwarding, stalling, and flushing the pipeline.
- 4. Comparing the performance of running the array sorting program on Single Cycle Processor with a pipelined RISC-V Processor in terms of execution time.

## **Methodology:**

#### Task 1


#### **Bubble Sort Pseudocode to Machine Code**


We first implemented the sorting algorithm in RISC V assembly on the Venus simulator.





# Implementation of Bubble Sort Using RISC V Single cycled processor (without any hazard detection)

The lab 11 module, in which we assembled all the modules to form the processor, has several modifications done to it. We also added a branching module to handle branch operations and changed the code for the ALU, data memory, and instruction memory. As we're using a 64-bit processor, we changed the offset from 4 bytes to 8 bytes in the ALU code and added support for the funct3 bit of the bgt and blt instructions. We utilized the instruction memory of the single-cycle CPU to sort the list after initialising it.










### Task 2

#### **Pipelined RISC V Processor:**

We then moved on to pipelining the modules after the algorithm was successfully implemented on the single-cycle processor. We added the IF/ID, ID/EX, EX/MEM, and MEM/WB modules to act as intermediary registers for the pipeline. The data from earlier instructions was stored in these registers and sent through the pipeline with their assistance. In order to make sure the pipeline was operating correctly, we tested each instruction independently.


In addition, we improved the code to include a 3 to 1 Mux and a passing Unit, enabling data passing inside the pipeline. In order to minimize stalls and increase pipeline performance, this forwarding unit was connected with the hazard detecting unit to determine the best way for sending data.



### Task 3

### **Implementing Hazard Detection**

In order to address data, structural, and control risks, we incorporated methods to pause the pipeline when necessary and integrated hazard detection circuits into the code. Code dependencies or the requirement to transmit data later cause these dangers. To lessen these dangers, a hazard detection unit is used. This unit uses signals to communicate with the forwarding unit to determine whether to flush the pipeline or stop it in order to transfer data.





### Task 4

### **Performance Comparison**

Pipelined processors are designed to be fast as such they can achieve speedups of up to 4 times. Our processor without pipelining took about 300 ns with each instruction being 1 ns. So total cycles are total time instructions/(2\*clk time), hence 150. As seen in Task 3 our bubble sort is working with hazard detection and pipelining. It took about 800 ns with each instruction being 1 ns. So total cycles are total time instructions/(2\*clk time), hence 400. Which means that our pipelined processor was not able to achieve lesser clock cycles.

**Conclusion and Challenges** 

Building this processor came several challenges, primarily due to very little technical support to

us, scanty time, and lack of in-depth understanding of the processor of RISC V. Other challenges

was implementing the sorting algorithm, as such it required support of slli and blt, bgt and adding

the support was itself arduous then the sorting algorithm was not working correctly which caused

more issues in task 1. In task 2 we encountered issues in understanding and implementing the

logic of pipelining.

We faced many challenges during the simulations, including troubleshooting errors and

implementing stalls at crucial junctures. Completing the simulations successfully proved to be

quite difficult. Furthermore, integrating branch conditions came with its own set of challenges.

We persisted and created a pipelined processor that can handle the majority of risks in spite of

dependencies and complexity that caused stalls.

**Task Distribution:** 

Task 1: Anas

Task 2: Hussain with some help of Wajeeh

Task 3: Wajeeh with some help of Hussain

References

[1] Book. Course Book. Computer Organization and Design: The Hardware/Software Interface RISC-V

Edition by David A. Patterson, John L. Hennessy

**Project link** 

The GitHub link for our project can be found here:

Repository link of our code

15