# **Solution: TP4**

### Part I:

end behavior;




Figure 1. A 4-bit counter.

```
LIBRARY ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
ENTITY lab4_1 IS
PORT (l: in std_logic;
               clk: in std_logic;
               r: in std_ulogic;
               c: out std_logic_vector(3 downto 0)
              );
end lab4_1;
architecture behavior of lab4_1 is
signal n: std_logic_vector (3 downto 0) := (others => '0');
begin
              process(clk,r)
              begin
         if (rising_edge(clk)) then
              if(r = '1') then n <= "0000";
                            if (l='1') then
                                    if (n<= "1111") then n <= "0000";
                                    else n \le n+1;
                                    end if;
                                    end if;
                      end if;
              end if;
              c<=n;
              end process;
```

## **16-bit counter**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity lab4_2 is
port ( clk :in std_logic;
            c: out std_logic_vector(15 downto 0));
end lab4_2;
architecture behaviore of lab4_2 is
signal cmp: std_logic_vector(15 downto 0);
begin
process(clk)
begin
if ( rising_edge(clk)) then
                   cmp <=cmp+1;
             end if;
      end process;
c<=cmp;
end behaviore;
```

### Part II:




Figure 2. Shift register serial in –serial out.

#### **Shift register serial in –serial out:**

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE work.std arith.all;
entity DECAL D is
port (H,R,IN SERIE :in std logic;
      OUT SERIE :out std logic);
end DECAL D;
architecture ARCH DECAL D of DECAL D is
signal Q :std logic vector(3 downto 0);
begin
 process (H, R)
  begin
   if R='1' then Q <= "0000";
  elsif (H'event and H='1') then Q <= Q(2 downto 0) & IN SERIE;
  end if;
 end process;
  OUT SERIE <= Q(3);
end ARCH DECAL D;
```

### **Shift register left or right:**

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
entity DECAL DG is
port (H,R,SENS :in std logic;
      IN OUT, OUT IN : inout std logic);
end DECAL DG;
architecture ARCH DECAL DG of DECAL DG is
signal Q :std logic vector (3 downto 0);
begin
  process (H, R)
   begin
   if R='1' then Q <= "0000";
   elsif (H'event and H='1') then
     if SENS = '1' then Q <= Q(2 downto 0) & IN OUT;
     else Q <= OUT IN & Q(3 downto 1);
     end if;
   end if;
  end process;
  OUT IN <= Q(3) when SENS = '1' else 'Z';
  IN OUT <= Q(0) when SENS = '0' else 'Z';
end ARCH DECAL DG;
```