## 问题报告:

程序现在在中途执行失败,失败原因在于我们编译出来的Id指令与ux607系统自带的Id指令格式不同:

RISC-V指令集中Id指令的格式:

```
d rd, offset(rs1)
```

x[rd] = M[x[rs1] + sext(offset)][63:0]

双字加载 (Load Doubleword). I-type, RV32I and RV64I.

从地址 x[rs1] + sign-extend(offset)读取八个字节,写入 x[rd]。

压缩形式: c.ldsp rd, offset; c.ld rd, offset(rs1)

_31	20 19	15 14	12 11	76 0
offset[11:0]	rs	011	rd	0000011

我们编译出来的Id指令与RISC-V指令集格式完全一致:

```
🚦 ux607_core.v 🗷 📙 rv64ui-p-addi.dump 🗵 🔡 addi.S 🗵 🛗 rv64ui-p-addi.verilog 🗵 🛗 uart_init.s 🗵 🛗 uart_init.dump 🗵
            -----**/
26
       /**tmpreg = UART->CR; **/
27
       tmpreg = (uint32 t)UART InitStruct->UART Status | UART InitStruct->UART Br Gen
28
    8000001a: fd043783 ld a5,-48(s0)
       8000001e:
                                      lw a4,8(a5)
ld a5,-48(s0)
29
                   4798
                  fd043783
       80000020:
       80000024: 47dc
                                         lw a5,12(a5)
      80000026: 8fd9
80000028: 0007871b
                             or a5,a5,a4
sext.w a4,a5
34
                  | UART InitStruct->UART Mode | UART InitStruct->UART Parity;
      8000002c:
                 80000030: 4b9c
36
                                         lw a5,16(a5)
                                 or a5,a5,a4
sext.w a4,a5
ld a5,-48(s0)
                 8fd9
0007871b
       80000032:
      80000034:
      80000038: fd043783
39
40
       8000003c:
                  43dc
                                         lw a5,4(a5)
      tmpreg = (uint32_t)UART_InitStruct->UART_Status | UART_InitStruct->UART_Br_Gen
41
      8000003e: 8fd9
80000040: fef42623
42
                                        or a5,a5,a4
                                     sw a5,-20(s0)
43
      /** Write to UART CR **/
44
       UARTx->CR = tmpreg;
45
       80000044: fd843783
                                     1d = a5, -40 (s0)
46
       80000044: fec42703
8000004c: c3d8
47
                                    lw = a4, -20(s0)
48
                                         sw a4,4(a5)
49
```

## 其中:

opcode=7'b0000011

rd = 5'b01111;

rs1=5'b01000;

offset=12'hfd0;

但是程序在执行到Id指令后就停止了,然后我查看了ux607自带的testcase中的.dump文件,发现他们的Id格式与我们现有编译出来的Id格式差距很大,如下:

```
📙 ux607_core.v 🗷 📑 rv64ui-p-addi. dump 🛽 🔡 addi.S 🗵 🔡 rv64ui-p-addi.verilog 🗶 🔡 uart_init.s 🗷 🛗 uart_init.dump 🗶 🔡 uart_ 🕩
168
                                                                                                        ^
     0000000080000188 <other exception>:
170
          80000188: 60ca
                                                  ld ra, 144 (sp)
          8000018a:
171
                                                       t6,136(sp)
                       6faa
                                                   ld
172
          8000018c:
                       6f0a
                                                       t5,128(sp)
                                                  ld
          8000018e:
173
                       7ee6
                                                   ld
                                                       t4,120(sp)
174
          80000190:
                       7e46
                                                       t3,112(sp)
          80000192:
                       73a6
                                                       t2,104(sp)
                                                   ld
176
          80000194:
                       7306
                                                       t1,96(sp)
                                                   1d
177
          80000196:
                       62e6
                                                       t0,88(sp)
                                                  ld
178
          80000198:
                                                       a7,80(sp)
                       68c6
                                                  ld
                                                                                                          jŧ
179
          8000019a:
                       6826
                                                  ld
                                                       a6,72(sp)
180
          8000019c:
                       6786
                                                  ld
                                                       a5,64(sp)
          8000019e:
                       7762
                                                  ld
                                                       a4,56(sp)
                                                                                                          j.
182
          800001a0:
                       76c2
                                                      a3,48(sp)
                                                  ld
          800001a2:
                       7582
                                                       a1,32(sp)
183
                                                  ld
184
          800001a4:
                       6562
                                                  ld
                                                       a0,24(sp)
185
          800001a6:
                       0005da63
                                              bgez
                                                       al,800001ba <trap vector ignore xstatus sav
          800001aa:
                       80000617
186
                                              auipc
                                                       a2,0x80000
                                                 di a2,a2,-426 # 0 <__stack_size-0x800>
bnez a2,800001ba <trap_vector_ignore_xstatus
187
          800001ae:
                       e5660613
                                              addi
          800001b2:
                       e601
188
189
          800001b4:
                       7622
                                                  ld a2,40(sp)
190
          800001b6:
                       7c461073
                                                      0x7c4,a2
191
     00000000800001ba <trap_vector_ignore_xstatus_save>: 800001ba: 34259073 csrw mcause,
192
193
                                                      mcause,a1
194
          800001be:
                       34151073
                                              csrw
                                                       mepc,a0
195
          800001c2:
                       6642
                                                  ld a2,16(sp)
                                                  ld a0,8(sp)
ld a1,0(sp)
196
          800001c4:
                       6522
197
          800001c6:
                       6582
198
          800001c8:
                       610d
                                                  addi sp,sp,160
199
                       30200073
          800001ca:
                                              mret
200
201 00000000800001ce <write tohost>.
```