高斯差分图像处理模块设计

摘要

本文通过FPGA实现一个高斯差分(Difference of Gaussian,DOG)图像处理模块,两个高斯滤波器掩膜尺寸分别为3×3、7×7;输入图像为256×256,8位灰度图。该模块由Verilog HDL语言编写,工作频率100MHz,并基于主流FPGA开发平台Vivado进行仿真分析,同使用Matlab对仿真结果进行验证。

引言

在计算机视觉中,**高斯差分函数**,即**高斯差**(英语: Difference of Gaussians,简称"DOG")是一种将一个原始灰度图像的模糊图像从另一幅灰度图像进行增强的算法,通过DOG以降低模糊图像的模糊度。这个模糊图像是通过将原始灰度图像经过带有不同标准差的高斯核进行卷积得到的。用高斯核进行高斯模糊只能压制高频信息。从一幅图像中减去另一幅可以保持在两幅图像中所保持的频带中含有的空间信息。这样的话,DOG就相当于一个能够去除除了那些在原始图像中被保留下来的频率之外的所有其他频率信息的带通滤波器 [1]。

高斯滤波是一种线性平滑滤波,适用于消除高斯噪声,广泛应用于图像处理的减噪过程。通俗的讲,高斯滤波就是对整幅图像进行加权平均的过程,每一个像素点的值,都由其本身和邻域内的其他像素值经过加权平均后得到。高斯滤波的具体操作是:用一个模板(或称卷积、掩模)扫描图像中的每一个像素,用模板确定的邻域内像素的加权平均灰度值去替代模板中心像素点的值。

在图像处理中,高斯滤波一般有两种实现方式,一是用离散化窗口滑窗卷积,另一种通过傅里叶变换。最常见的就是第一种滑窗实现,只有当离散化的窗口非常大,用滑窗计算量非常大(即使用可分离滤波器的实现)的情况下,可能会考虑基于傅里叶变化的实现方法。本文采用第一种实现方式。

算法原理

高斯函数具有五个重要的性质,这些性质使得它在早期图像处理中特别有用.这些性质表明,高斯平滑滤波器无论在空间域还是在频率域都是十分有效的低通滤波器,且在实际图像处理中得到了工程人员的有效使用.高斯函数具有五个十分重要的性质,它们是:

- (1) 二维高斯函数具有旋转对称性,即滤波器在各个方向上的平滑程度是相同的.一般来说,一幅图像的边缘方向是事先不知道的,因此,在滤波前是无法确定一个方向上比另一方向上需要更多的平滑.旋转对称性意味着高斯平滑滤波器在后续边缘检测中不会偏向任一方向.
- (2) 高斯函数是单值函数. 这表明,高斯滤波器用像素邻域的加权均值来代替该点的像素值,而每一邻域像素点权值是随该点与中心点的距离单调增减的. 这一性质是很重要的,因为边缘是一种图像局部特征,如果平滑运算对离算子中心很远的像素点仍然有很大作用,则平滑运算会使图像失真.
- (3) 高斯函数的傅立叶变换频谱是单瓣的.正如下面所示,这一性质是高斯函数傅里叶变换等于高斯函数本身这一事实的直接推论.图像常被不希望的高频信号所污染(噪声和细纹理).而所希望的图像特征(如边缘),既含有低频分量,又含有高频分量.高斯函数付立叶变换的单瓣意味着平滑图像不会被不需要的高频信号所污染,同时保留了大部分所需信号.
- (4) 高斯滤波器宽度(决定着平滑程度)是由参数σ表征的,而且σ和平滑程度的关系是非常简单的.σ越大,高斯滤波器的频带就越宽,平滑程度就越好.通过调节平滑程度参数σ,可在图像特征过分模糊(过平滑)与平滑图像中由于噪声和细纹理所引起的过多的不希望突变量(欠平滑)之间取得折衷.
- (5) 由于高斯函数的可分离性,较大尺寸的高斯滤波器可以得以有效地实现.二维高斯函数卷积可以分两步来进行,首先将图像与一维高斯函数进行卷积,然后将卷积结果与方向垂直的相同一维高斯函数卷积.因此,二维高斯滤波的计算量随滤波模板宽度成线性增长而不是成平方增长.

基本理论

首先, 高斯函数表示定义为

$$G_{\sigma_1}(x,y) = \frac{1}{\sqrt{2\pi\sigma_1^2}} exp\left(-\frac{x^2 + y^2}{2\sigma_1^2}\right)$$

其次,两幅图像的高斯滤波表示为:

$$g_1(x,y) = G_{\sigma_1}(x,y) * f(x,y)$$

$$g_2(x, y) = G_{\sigma_2}(x, y) * f(x, y)$$

最后,将上面滤波得到的两幅图像g1和g2相减得到:

$$g_1(x,y)-g_2(x,y) = G_{\sigma_1}*f(x,y)-G_{\sigma_2}*f(x,y) = (G_{\sigma_1}-G_{\sigma_2})*f(x,y) = DoG*f(x,y)$$

即:可以DOG表示为:

$$DoG \stackrel{\triangle}{=} G_{\sigma_1} - G_{\sigma_2} = \frac{1}{\sqrt{2\pi}} \left(\frac{1}{\sigma_1} e^{-(x^2 + y^2)/2\sigma_1^2} - \frac{1}{\sigma_2} e^{-(x^2 + y^2)/2\sigma_2^2} \right)$$

MATLAB的算法实现

```
clear all
 1
    imfinfo('gaosi8.jpg')%图像信息
    image=imread('gaosi8.jpg');
 5
    imshow(image),title('原图像');
 6
 7
    image4=double(image);
    image64=double(image);
    image_diff=zeros(256);
9
    image_diff1=zeros(256);
10
11
12
    conv_k3=[1,2,1];%3阶高斯卷积核
    conv_k7=[1,6,15,20,15,6,1];%7阶高斯卷积核
13
14
    %3阶和7阶高斯滤波实现
15
    %行高斯卷积运算
16
    for i=1:1:256
17
        for i=1:1:256
            if j==1
18
19
                image4(i,j)
    =dot([image4(i,j+1),image4(i,j),image4(i,j+1)],conv_k3)/4;
20
     image64(i,j)=dot([image64(i,j+3),image64(i,j+2),image64(i,j+1),image64(i,j)
    ,image64(i,j+1),image64(i,j+2),image64(i,j+3)],conv_k7)/64;
21
            elseif j==2
                image64(i,j)=dot([image64(i,j+3),image64(i,j+2),image64(i,j-1)]
22
    1),image64(i,j),image64(i,j+1),image64(i,j+2),image64(i,j+3)],conv_k7)/64;
23
            elseif j==3
```

```
24
                 image64(i,j)=dot([image64(i,j+3),image64(i,j-2),image64(i,j-
    1),image64(i,j),image64(i,j+1),image64(i,j+2),image64(i,j+3)],conv_k7)/64;
25
            elseif i==254
26
                 image64(i,j)=dot([image64(i,j-3),image64(i,j-2),image64(i,j-3)]
    1), image64(i,j), image64(i,j+1), image64(i,j+2), image64(i,j-3)], conv_k7)/64;
27
            elseif j==255
                 image64(i,j)=dot([image64(i,j-3),image64(i,j-2),image64(i,j-3)]
28
    1),image64(i,j),image64(i,j+1),image64(i,j-2),image64(i,j-3)],conv_k7)/64;
29
            elseif j==256
30
                 image4(i,j) = dot([image4(i,j-1),image4(i,j),image4(i,j-1)])
    1)],conv_k3)/4;
31
                 image64(i,j)=dot([image64(i,j-3),image64(i,j-2),image64(i,j-1)]
    1), image64(i,j), image64(i,j-1), image64(i,j-2), image64(i,j-3)], conv_k7)/64;
32
33
                 image4(i,j) =dot([image4(i,j-
    1), image4(i,j), image4(i,j+1)], conv_k3)/4;
34
                 image64(i,j)=dot([image64(i,j-3),image64(i,j-2),image64(i,j-3)]
    1), image64(i,j), image64(i,j+1), image64(i,j+2), image64(i,j+3)], conv_k7)/64;
35
36
        end
37
    end
    image4=image4';%矩阵的转置
38
39
    image64=image64';%矩阵的转置
40
    %列高斯卷积运算
41
    for i=1:1:256
42
        for j=1:1:256
            if j==1
43
44
                 image4(i,j)
    =dot([image4(i,j+1),image4(i,j),image4(i,j+1)],conv_k3)/4;
45
     image64(i,j)=dot([image64(i,j+3),image64(i,j+2),image64(i,j+1),image64(i,j)
     ,image64(i,j+1),image64(i,j+2),image64(i,j+3)],conv_k7)/64;
46
             elseif j==2
47
                 image64(i,j)=dot([image64(i,j+3),image64(i,j+2),image64(i,j-1)]
    1),image64(i,j),image64(i,j+1),image64(i,j+2),image64(i,j+3)],conv_k7)/64;
48
                 image64(i,j)=dot([image64(i,j+3),image64(i,j-2),image64(i,j-1)]
49
    1),image64(i,j),image64(i,j+1),image64(i,j+2),image64(i,j+3)],conv_k7)/64;
50
            elseif j==254
51
                 image64(i,j)=dot([image64(i,j-3),image64(i,j-2),image64(i,j-1)]
    1), image64(i,j), image64(i,j+1), image64(i,j+2), image64(i,j-3)], conv_k7)/64;
52
            elseif j==255
53
                 image64(i,j)=dot([image64(i,j-3),image64(i,j-2),image64(i,j-
    1),image64(i,j),image64(i,j+1),image64(i,j-2),image64(i,j-3)],conv_k7)/64;
54
            elseif j==256
55
                 image4(i,j) = dot([image4(i,j-1),image4(i,j),image4(i,j-1)])
    1)],conv_k3)/4;
56
                 image64(i,j)=dot([image64(i,j-3),image64(i,j-2),image64(i,j-3)]
    1),image64(i,j),image64(i,j-1),image64(i,j-2),image64(i,j-3)],conv_k7)/64;
57
            else
58
                 image4(i,j) = dot([image4(i,j-
    1), image4(i,j), image4(i,j+1)], conv_k3)/4;
59
                 image64(i,j)=dot([image64(i,j-3),image64(i,j-2),image64(i,j-
    1),image64(i,j),image64(i,j+1),image64(i,j+2),image64(i,j+3)],conv_k7)/64;
             end
60
        end
61
62
    end
63
    image4=image4';
```


```
image64=image64';
64
65
    %高斯差分实现
66
    for i=1:1:256
        for j=1:1:256
67
68
            %image_diff(i,j)=abs(image64(i,j)-image4(i,j));
            image\_diff1(i,j)=image4(i,j)-image64(i,j);
69
70
        end
71
    end
```

原图像



基于FPGA的Verilog设计

测试系统总体框架




测试系统由存储原图像数据的ROM和高斯差分处理单元构成。其中,f3_data_o,f7_data_o及 其数据有效标志信号均用于后续的testbech输出3阶和7阶高斯滤波后的图像数据,用于matlab仿 真验证。ROM模块中载入的.coe文件由matlab生成,具体代码如下所示:

```
clear all
clc
imfinfo('gaosi8.jpg')%图像信息
image=imread('gaosi8.jpg');
width=8;%rom中数据的宽度
depth=256;%rom的深度
fid=fopen('D:\Engineering_Project\Matlab\gaosi\image.coe','w');%写入文件路径%
打开一个.coe文件
%存放ROM中的.coe文件第一行字符串,16表示16进制,可以改成其他进制
```

```
fprintf(fid, 'memory_initialization_radix=16;\n');
9
10
    %存放在ROM中的.coe文件第二行字符串
    fprintf(fid, 'memory_initialization_vector=\n');
11
    for i=1:1:256
12
13
       for j=1:1:256
         if (j==256)&&(i==256)
14
15
            fprintf(fid, '%x;\n', image(i, j));
16
17
           fprintf(fid, '%x,\t', image(i,j));
18
          end
19
       end
20
    end
    fclose(fid);%关闭文件指针
21
```


高斯差分模块总体框架

高斯差分模块由shift_ctr_m1, ram_ctr_m2a, ram_ctr_m2b, subtract_m3, ram_simple_m4五个子模块构成,可以划分为四个层次。如下图所示:



shift_ctr_M1子模块

该模块主要并行实现7阶、3阶高斯滤波运算。其结构简图如下所示:



ram_ctr_M2子模块

该模块主要实现双端口RAM的数据写入读出的功能,为了充分利用高斯函数的可分离特性,将二维卷积操作分解成分别对行和列卷积,ram_ctr_M2模块实现两种可选择的读写地址生成方式,以实现对矩阵的转置操作。具体机制可参考如下代码:

```
1 //写端口
           [16:0] m2_wr_pt; //写指针
 3
       wire m2_wr_style;// 0: 按行写写入数据,1: 按列写入数据
       always @(posedge clk) begin
 4
 5
           if(start) m2_wr_pt <= 17'd0;</pre>
 6
           else if(data_valid_i) m2_wr_pt <= m2_wr_pt + 1'b1;</pre>
 7
       end
       assign m2_wr_style = m2_wr_pt[16];
8
9
       wire [15:0] m2_wr_addra;//写端口地址
       assign m2\_wr\_addra = m2\_wr\_style ? {m2\_wr\_pt[7:0], m2\_wr\_pt[15:8]} :
10
    m2_wr_pt[15:0];
11
    //=====
12
    //读端口
           [16:0] m2_rd_pt;//读指针
13
       wire m2_rd_style;// 0: 按行写写入数据, 1: 按列写入数据
14
15
       always @(posedge clk) begin
           16
17
           else if(m2_rd_enb) m2_rd_pt <= m2_rd_pt + 1'b1;</pre>
18
19
       end
20
       assign m2\_rd\_finish = \&m2\_rd\_pt[15:0];
       wire [15:0] m2_rd_addrb;//读端口地址
21
22
       assign m2\_rd\_addrb = m2\_rd\_style ? \{m2\_rd\_pt[7:0], m2\_rd\_pt[15:8]\} :
    m2_rd_pt[15:0];
23
       assign m2_rd_style = m2_rd_pt[16];
    //======
```


subtract M3子模块

该模块主要实现高斯差分操作,根据mtalab的软件运算结果,为了更好地显示高斯差分后的图像,将3阶高斯滤波与7阶高斯滤波的差值平移至8位数据的中值进行观察,即差值结果加128,以保证图像边沿检测的极大值和极小值都能在数据结果中体现。

```
1
  //实现减法运算: f3_data-f7_data+128
2
  //将负数变成补码形式
3
      wire
            [8:0]
                     m3_f7_data_cop1;
4
      assign m3_f7_data_copl = \{1'b1, (\sim f7_data_i)\} + 1'b1;
5
            [8:0]
                    m3_data_diff_cop1;
6
      assign m3_data_diff_copl = {1'b0,m3_f3_data_i} + m3_f7_data_copl;
  //根据软件仿真结果预分析,为了更加明显的观测到图像边缘,将计算结果+128;该操作在操作数
  f3_data_i上提前进行
```

ram_simple_M4子模块

该模块实现了一个简单单端口RAM的读写操作,以存储运算结果。操作模式变换以一个有限状态机实现。如下图所示。下图给出了状态转移图和实现部分状态信号的生成的任务。



行为级仿真

在Vivado集成开发环境中添加仿真文件testbench_sys.v,并进行行为级仿真,同时将数据结果导出,用于matlab进行验证。

```
integer dout_file;
2
   initial begin
   dout_file=$fopen("C:/Users/Tingf/Desktop/Vivado_Project/Gaosi_diff_filter/im
3
   age.txt");
        if(dout_file == 0)begin
4
           $display ("can not open the file!"); //创建文件失败,显示can not
5
   open the file!
6
          $stop;
7
        end
8
   end
9
   always @(posedge clk)
       if(data_valid_o)
10
          $fdisplay(dout_file,"%d",data_o); //使能信号有效,每来一个时钟,写入到所
11
   创建的文件中
```

下图显示了高斯差分模块各个子模块在系统运行下的各个阶段的功能状态。



Matlab验证

将仿真的数据结果导入Matlab,进行必要的数据格式处理,以图像的方式显示并与matlab运算结果 对照。

```
1 %matlab实现结果的图像
2 image4_o=uint8(image4);
3 figure,imshow(image4_o),title('3阶高斯滤波图像');
4 image64_o=uint8(image64);
5 figure,imshow(image64_o),title('7阶高斯滤波图像');
```

```
7
    image_diff1_o=uint8(image_diff1)+uint8(ones(256)*128);
8
    figure,imshow(image_diff1_o),title('高斯差分滤波图像');
9
    %硬件实现结果
10
    imageH=load('C:\Users\Tingf\Desktop\Vivado_Project\Gaosi_diff_filter\image.t
    xt','%s');
11
    imageH8=uint8(imageH);
    imageH8=reshape(imageH8,256,256);
12
13
    imageн8=imageн8';
14
    figure,imshow(imageH8),title('硬件实现高斯差分滤波');
15
16
    imageH_f3=load('C:\Users\Tingf\Desktop\Vivado_Project\Gaosi_diff_filter\imag
    e_f3.txt','%s');
17
    imageH8_f3=uint8(imageH_f3);
    imageH8_f3=reshape(imageH8_f3,256,256);
18
19
    imageн8_f3=imageн8_f3';
20
    figure,imshow(imageH8_f3),title('硬件实现高斯差分滤波f3');
21
22
    imageH_f7=load('C:\Users\Tingf\Desktop\Vivado_Project\Gaosi_diff_filter\imag
    e_f7.txt','%s');
    imageH8_f7=uint8(imageH_f7);
23
    imageH8_f7=reshape(imageH8_f7,256,256);
24
25
    imageн8_f7=imageн8_f7';
26 figure, imshow(imageH8_f7), title('硬件实现高斯差分滤波f7');
```


3阶高斯滤波图像




硬件实现高斯差分滤波f3




7阶高斯滤波图像



硬件实现高斯差分滤波**f7**






图像结果对照显示:本文的高斯差分图像处理模块的verilog HDL实现比较好地实现了该算法,误差在允许范围内。

综合实现

在Vivado集成开发环境中添加时序约束文件,并实现综合。


create_clock -period 10.000 -name xdc_clk -waveform {0.000 5.000} [get_ports clk]



由上图可知,由于大量使用Block RAM 路径延迟较大,有优化空间。设计的建立时间和保持时间都能满足,且有一定冗余,可以保证设计一定的工作可靠性。

能耗及资源占用情况





故最高工作频率为100MHz,数据吞吐率为800bps。

附录

源代码

```
2
    module filter3_unit(
 3
        input [7:0] data_z0_i,
 4
        input [7:0] data_z1_i,
 5
        input [7:0] data_z2_i,
 6
        input [0:2] valid_i,
 7
 8
        output [7:0] data_conv_o,
9
        output
                      data_valid_o,
        input clk
10
    );
11
12
        //数据有效选择信号
13
        wire [7:0] data_z0;
14
        wire [7:0] data_z2;
15
        wire data_valid;
        assign data_z0 = valid_i[0] ? data_z0_i : data_z2_i;
16
17
        assign data_z2 = valid_i[2] ? data_z2_i : data_z0_i;
        assign data_valid = valid_i[1];
18
19
        reg [8:0] data_z0z2;
20
        reg [8:0] data_z1z1;
21
22
        always @(posedge clk) begin
23
            if(!data_valid) begin
24
                 data_z0z2 <= 9'b0;
25
                 data_z1z1 <= 9'b0;
26
            end
27
             else begin
28
                 data_z0z2 <= data_z0 + data_z2;</pre>
29
                 data_z1z1 <= {data_z1_i,1'b0};</pre>
```

```
30
           end
31
       end
32
33
       reg data_valid_d1,data_valid_d2;
34
       reg [9:0] data_conv;
35
       always @(posedge clk) begin
36
           data_conv
                          <= data_z0z2 + data_z1z1;</pre>
37
           data_valid_d1 <= data_valid;</pre>
38
           data_valid_d2 <= data_valid_d1;</pre>
39
       end
40
       assign data_conv_o = data_conv[9:2];
41
       assign data_valid_o = data_valid_d2;
42
43
   endmodule
44
    //-----
45
    module filter7_unit(
46
47
       input [7:0] data_z0_i,
       input [7:0] data_z1_i,
48
49
       input [7:0] data_z2_i,
50
       input [7:0] data_z3_i,
51
       input [7:0] data_z4_i,
52
       input [7:0] data_z5_i,
53
       input [7:0] data_z6_i,
54
       input [0:6] valid_i,
55
56
       output [7:0] data_conv_o,
57
       output
                   data_valid_o,
58
       input clk
59
   );
60
       //数据有效选择信号
61
       wire [7:0] data_z0;
62
       wire [7:0] data_z1;
63
       wire [7:0] data_z2;
64
       wire [7:0] data_z4;
       wire [7:0] data_z5;
65
66
       wire [7:0] data_z6;
67
       wire data_valid;
       assign data_z0 = valid_i[0] ? data_z0_i : data_z6_i;
68
69
       assign data_z1 = valid_i[1] ? data_z1_i : data_z5_i;
70
       assign data_z2 = valid_i[2] ? data_z2_i : data_z4_i;
71
       assign data_z4 = valid_i[4] ? data_z4_i : data_z2_i;
72
       assign data_z5 = valid_i[5] ? data_z5_i : data_z1_i;
73
       assign data_z6 = valid_i[6] ? data_z6_i : data_z0_i;
74
       assign data_valid = valid_i[3];
75
76
       reg [8:0] data_z0z6_x1;
77
       reg [8:0] data_z1z5_x2;
78
       reg [8:0] data_z1z5_x4;
79
       reg [8:0] data_z2z4_x1;
80
       reg [8:0] data_z2z4_x2;
81
       reg [8:0] data_z2z4_x4;
82
       reg [8:0] data_z2z4_x8;
83
       reg [10:0] data_z3z3_x4;
84
       always @(posedge clk) begin
85
           if(!data_valid) begin
```

```
86
                  data_z0z6_x1 \ll 9'b0;
 87
                  data_z1z5_x2 \ll 9'b0;
                  data_z1z5_x4 \ll 9'b0;
 88
 89
                  data_z2z4_x1 \ll 9'b0;
                  data_z2z4_x2 \ll 9'b0;
 90
 91
                  data_z2z4_x4 \ll 9'b0;
 92
                  data_z2z4_x8 \ll 9'b0;
 93
                  data_z3z3_x4 \ll 11'b0;
 94
              end
 95
              else
                      begin
                  data_z0z6_x1 \ll data_z0 + data_z6;
 96
                  data_z1z5_x2 <= data_z1 + data_z5;</pre>
 97
 98
                  data_z1z5_x4 \ll data_z1 + data_z5;
 99
                  data_z2z4_x1 <= data_z2 + data_z4;</pre>
                  data_z2z4_x2 <= data_z2 + data_z4;</pre>
100
101
                  data_z2z4_x4 \ll data_z2 + data_z4;
102
                  data_z2z4_x8 <= data_z2 + data_z4;</pre>
103
                  data_z3z3_x4 <= {data_z3_i,2'b0} + data_z3_i;
104
              end
105
         end
106
107
         wire [13:0] data_z0z6_z1z5_z3z3;
108
         assign data_z0z6_z1z5_z3z3 = \{\{data_z1z5_x4,2'b0\} + \}
     \{data_z1z5_x2,1'b0\}\) + (\{data_z3z3_x4,2'b0\} + data_z0z6_x1);
109
         wire [12:0] data_z2z4;
110
         assign data_z2z4 = ({data}_z2z4_x2,1'b0) + data_z2z4_x1) +
     ({data_z2z4_x8,3'b0} + {data_z2z4_x4,2'b0});
111
112
         reg data_valid_d1,data_valid_d2;
113
         reg [13:0] data_conv;
114
         always @(posedge clk) begin
115
              data_conv
                              <= data_z0z6_z1z5_z3z3 + data_z2z4;</pre>
116
              data_valid_d1 <= data_valid;</pre>
117
              data_valid_d2 <= data_valid_d1;</pre>
118
         end
119
         assign data_conv_o = data_conv[13:6];
120
         assign data_valid_o = data_valid_d2;
121
122
     endmodule
123
     //======
124
     //======
125
     module gaosi_diff_s1(
126
         input clk,
127
         input start,
128
         input read,
129
         input [7:0] data_i,
130
         input
                        data_valid_i,
131
         output [7:0] data_o,
132
         output
                        data_valid_o,
133
         /*
         output [7:0] f3_data_o,
134
135
                       f3_data_valid_o,
         output
136
         output [7:0] f7_data_o,
137
         output
                       f7_data_valid_o,
138
         */
139
         output
                        din_conflict_o
```

```
140 );
141
142
         wire [7:0] m2_din_f3,m2_din_f7;
143
         wire
                      m2_din_va_f3,m2_din_va_f7;
144
         wire [7:0] m2_f3_dout, m2_f7_dout;
145
         wire
                      m1_din_va_f3,m1_din_va_f7;
146
         wire
                      m1_data_asyn,m3_data_asyn;
147
     shift_ctr_m1 M1(
148
         .clk(clk),
149
          .start(start),
          .data_i(data_i),
150
151
          .data_valid_i(data_valid_i),
152
          .f3_data_i (m2_f3_dout),
153
         .f3_data_valid_i(m1_din_va_f3),
154
          .f7_data_i(m2_f7_dout),
          .f7_data_valid_i(m1_din_va_f7),
155
156
          .f3_data_o(m2_din_f3),
157
          .f3_data_valid_o(m2_din_va_f3),
158
159
          .f7_data_o(m2_din_f7),
          .f7_data_valid_o(m2_din_va_f7),
160
161
162
          .f3_f7_data_asyn_m1_o(m1_data_asyn),
          .din_conflict_o(din_conflict_o)
163
164
     );
165
         wire m3_din_va_f3,m3_din_va_f7;
     ram_ctr_m2 M2a3(
166
          .clk(clk),
167
168
         .start(start),
169
          .data_i(m2_din_f3),
170
          .data_valid_i(m2_din_va_f3),
171
          .m1_data_asyn_i(m1_data_asyn),
          .m3_data_asyn_i(m3_data_asyn),
172
173
174
          .data_o(m2_f3_dout),
175
          .data_valid_m1_o(m1_din_va_f3),
          .data_valid_m3_o(m3_din_va_f3)
176
177
     );
178
179
     ram_ctr_m2 M2a7(
180
         .clk(clk),
181
          .start(start),
182
          .data_i(m2_din_f7),
183
          .data_valid_i(m2_din_va_f7),
184
          .m1_data_asyn_i(m1_data_asyn),
185
          .m3_data_asyn_i(m3_data_asyn),
186
187
          .data_o(m2_f7_dout),
          .data_valid_m1_o(m1_din_va_f7),
188
189
          .data_valid_m3_o(m3_din_va_f7)
190
     );
191
192
         wire [7:0] m3_dout;
193
                      m3_dout_va;
         wire
194
195
     substract_m3 M3(
196
          .clk(clk),
197
          .start(start),
```

```
198
        .f3_data_i(m2_f3_dout),
199
        .f3_data_valid_i(m3_din_va_f3),
200
        .f7_data_i (m2_f7_dout),
201
        .f7_data_valid_i(m3_din_va_f7),
202
203
        .data_o(m3_dout),
204
        .data_valid_o(m3_dout_va),
205
        .f3_f7_data_asyn_m3_o(m3_data_asyn)
206
    );
207
208
    ram_simple_m4 M4(
209
        .clk(clk),
210
        .start(start),
211
       .read(read),
212
        .data_i(m3_dout),
        .data_valid_i(m3_dout_va),
213
214
        .data_o(data_o),
215
        .data_valid_o(data_valid_o)
216
    );
217
        assign f3_data_o = m2_f3_dout;
218
219
        assign f3_data_valid_o = m3_din_va_f3;
220
        assign f7_data_o = m2_f7_dout;
221
        assign f7_data_valid_o = m3_din_va_f7;
    */
222
223
    endmodule
224
    225
    226
    module ram_ctr_m2(
227
       input clk,
228
        input start,
229
       input [7:0]
                      data_i,
230
        input
                      data_valid_i,
231
        input
                      m1_data_asyn_i,
232
        input
                      m3_data_asyn_i,
233
234
        output [7:0] data_o,
235
        output
                      data_valid_m1_o,
236
                      data_valid_m3_o
        output
237
238
    reg
239
             [16:0] m2_wr_pt; //写指针
240
        wire m2_wr_style;// 0: 按行写写入数据, 1: 按列写入数据
        always @(posedge clk) begin
241
242
           if(start) m2_wr_pt <= 17'd0;</pre>
243
            else if(data_valid_i) m2_wr_pt <= m2_wr_pt + 1'b1;</pre>
244
        end
245
        assign m2_wr_style = m2_wr_pt[16];
246
        wire [15:0] m2_wr_addra;//写端口地址
247
        assign m2\_wr\_addra = m2\_wr\_style ? \{m2\_wr\_pt[7:0], m2\_wr\_pt[15:8]\} :
    m2_wr_pt[15:0];
248
        wire m2_wea,m2_ena;
249
        assign m2_wea = data_valid_i;
250
        assign m2_ena = data_valid_i;
251
252
        reg m2_rd_start;//读端口开始脉冲信号;读端口完成或者检测到两个RAM输出不同步启动
```

```
253
     always @(posedge clk) begin
254
            m2\_rd\_start \leftarrow (\&m2\_wr\_pt[15:0]) \mid \mid (m1\_data\_asyn\_i \mid
     m3_data_asyn_i);
255
        end
256
257
     //-----
258
259
     260
        reg m2_rd_enb;//读端口使能
261
        wire m2_rd_finish;
        always @(posedge clk) begin
262
263
            if(start) m2_rd_enb <= 1'b0;</pre>
264
            else if(m2_rd_start) m2_rd_enb <= 1'b1;</pre>
            else if(m2_rd_finish) m2_rd_enb <= 1'b0;</pre>
265
266
        end
267
        reg
                [16:0] m2_rd_pt;//读指针
        wire m2_rd_style;// 0: 按行写写入数据, 1: 按列写入数据
268
269
        always @(posedge clk) begin
270
            if(m2_rd_start) m2_rd_pt <=</pre>
     {m2_wr_pt[16],16'b0000_0000_0000_0000};
271
            else if(m2_rd_enb) m2_rd_pt <= m2_rd_pt + 1'b1;
272
273
        end
274
        assign m2_rd_finish = &m2_rd_pt[15:0];
275
        wire [15:0] m2_rd_addrb;//读端口地址
276
        assign m2_rd_addrb = m2_rd_style ? {m2_rd_pt[7:0],m2_rd_pt[15:8]} :
     m2_rd_pt[15:0];
277
        assign m2_rd_style = m2_rd_pt[16];
278
279
        wire m2_datapath_ctr;//数据传输方向控制信号; 0: 无效;1:有效
280
        assign m2_datapath_ctr = m2_rd_pt[16];
281
        reg m2_rd_valid_m1;//读出数据有效标志信号
282
        reg m2_rd_valid_m3;//读出数据有效标志信号
283
        always @(posedge clk) begin
284
            if(!m2_rd_enb)
                             begin
285
                m2_rd_valid_m1 <= 1'b0;</pre>
286
                m2_rd_valid_m3 <= 1'b0;</pre>
287
            end
288
            else begin
289
                m2_rd_valid_m1 <= m2_datapath_ctr;</pre>
290
                m2_rd_valid_m3 <= ~m2_datapath_ctr;</pre>
291
            end
292
        end
293
        assign data_valid_m1_o = m2_rd_valid_m1;
294
        assign data_valid_m3_o = m2_rd_valid_m3;
295
296
297
298
     //简单双端口RAM例化,位宽8bit,深度65536,前后均无额外寄存器,读写阶延迟一时钟周期
299
300
     RAM_IP_DUAL_PORT U2_RAM_M2(
301
        .clka(clk),
302
        .ena(m2_ena),
303
        .wea(m2_wea),
304
        .addra(m2_wr_addra),
305
        .dina (data_i),
306
        .clkb (clk),
```

```
307
       .enb(m2_rd_enb),
308
         .addrb(m2_rd_addrb),
309
         .doutb(data_o)
310
    );
311
312
     endmodule
313
     314
315
     module ram_simple_m4(
316
        input clk,
317
        input start,
318
        input read,
319
        input [7:0]
                       data_i,
        input
320
                        data_valid_i,
321
        output [7:0]
                       data_o,
322
        output
                        data_valid_o
323
    );
324
325
        localparam IDLE_STATE = 2'b00;
326
        localparam WR_STATE = 2'b01;
                              = 2'b10;
327
        localparam RD_STATE
328
        localparam RD_STOP
                              = 2'b11;
329
        reg [1:0] CS,NS;
330
331
        always @(posedge clk) begin
332
            if(start) CS <= IDLE_STATE;</pre>
333
            else
                        CS
                             <= NS:
334
        end
        reg [15:0] m4_ram_pt;//ram指针
335
336
        always @(posedge clk) begin
337
            if(\sim \land CS) m4_ram_pt <= 16'd0;
338
                     m4_ram_pt <= m4_ram_pt +1'b1;</pre>
            else
339
        end
340
        wire m4_pt_count_finish;
341
        assign m4_pt_count_finish = &m4_ram_pt;
342
343
        always @(*) begin
344
            case(CS)
345
                IDLE_STATE: begin
346
                    IDLE_out;
347
                    if(data_valid_i) NS = WR_STATE;
                    else if( read)
348
                                      NS = RD\_STATE;
349
                    else
                                       NS = IDLE_STATE;
350
                end
351
                WR_STATE:
                           begin
352
                    WR_out;
353
                    if(data_valid_i)
                                       NS = WR_STATE;
354
                    else if(read)
                                       NS = RD_STATE;
355
                    else
                                       NS = IDLE_STATE;
356
                end
357
                RD_STATE:
                            begin
358
                    RD_out;
359
                    if(m4_pt_count_finish) NS = RD_STOP;
360
                    else if(read)
                                          NS = RD_STATE;
361
                    else NS = IDLE_STATE;
362
                end
```

```
363
                RD_STOP: begin
364
                    IDLE_out;
365
                    if(read)
                                        NS = RD\_STOP;
366
                    else
                                        NS = IDLE_STATE;
367
                 end
368
             endcase
369
         end
370
         reg m4_ram_ena,m4_ram_wren;
371
         task IDLE_out;
372
             begin
373
              m4\_ram\_ena = 1'b0;
374
              m4_ram_wren= 1'b0;
375
             end
376
         endtask
377
         task WR_out;
            begin
378
379
              m4\_ram\_ena = 1'b1;
380
              m4_ram_wren= 1'b1;
381
             end
382
         endtask
         task RD_out;
383
384
            begin
385
              m4\_ram\_ena = 1'b1;
386
              m4_ram_wren= 1'b0;
387
             end
388
         endtask
389
         //输入数据锁存一时钟周期
390
         reg [7:0] m4_data;
391
         always @(posedge clk) begin
392
            m4_data <= data_i;</pre>
393
         end
394
         //输出有效信号
395
         reg m4_data_valid;
396
         always @(posedge clk) begin
397
             if(CS==RD_STATE) m4_data_valid <= 1'b1;</pre>
398
             else m4_data_valid <= 1'b0;</pre>
399
         end
400
         assign data_valid_o = m4_data_valid;
401
     RAM_IP_SINGLE_PORT U1_RAM_M3(
402
         .clka(clk),
403
         .ena(m4_ram_ena),
404
         .wea(m4_ram_wren),
405
         .addra(m4_ram_pt),
406
         .dina(m4_data),
407
         .douta(data_o)
408
     );
409
410
     endmodule
411
     412
     //=======
     module shift_ctr_m1(
413
414
         input clk,
415
         input start,
416
         input
               [7:0]
                        data_i,
417
         input
                        data_valid_i,
                        f3_data_i,
418
         input [7:0]
```

```
419
          input
                           f3_data_valid_i,
420
          input
                  [7:0]
                           f7_data_i,
421
          input
                           f7_data_valid_i,
422
423
          output [7:0]
                           f3_data_o,
424
                           f3_data_valid_o,
          output
425
          output [7:0]
                           f7_data_o,
426
          output
                           f7_data_valid_o,
427
428
          output
                           f3_f7_data_asyn_m1_o,
                           din_conflict_o
429
          output
430
     );
431
432
     //输入数据有效
433
          assign f3_f7_data_asyn_m1_o = f3_data_valid_i \lambda f7_data_valid_i;
          wire m1_data_valid;
434
          assign m1_data_valid = (f3_data_valid_i && f7_data_valid_i) ||
435
     data_valid_i;
436
          assign din_conflict_o = data_valid_i && (f3_data_valid_i ||
     f7_data_valid_i);
     //输入数据选择
437
          wire [7:0] m1_f3_data;
438
439
          assign m1_f3_data = f3_data_valid_i ? f3_data_i : (data_valid_i ?
     data_i : 8'd0);
440
          wire [7:0] m1_f7_data;
441
          assign m1_f7_data = f7_data_valid_i ? f7_data_i : (data_valid_i ?
     data_i : 8'd0);
442
443
     //三阶移位控制
444
          reg [7:0]
     m1_f3_data_z1, m1_f3_data_z0, m1_f3_data_d1, m1_f3_data_d2, m1_f3_data_d3;
445
          always @(posedge clk) begin
446
              m1_f3_data_z1 <= m1_f3_data;</pre>
447
              m1_f3_data_z0 <= m1_f3_data_z1;</pre>
448
              m1_f3_data_d1 <= m1_f3_data_z0;
449
              m1_f3_data_d2 <= m1_f3_data_d1;</pre>
              m1_f3_data_d3 <= m1_f3_data_d2;</pre>
450
451
          end
     //七阶移位
452
453
          reg [7:0]
     m1_f7_data_d1, m1_f7_data_d2, m1_f7_data_d3, m1_f7_data_d4, m1_f7_data_d5, m1_f7
     _data_d6, m1_f7_data_d7;
454
          always @(posedge clk) begin
455
              m1_f7_data_d1 <= m1_f7_data;</pre>
456
              m1_f7_data_d2 <= m1_f7_data_d1;</pre>
              m1_f7_data_d3 <= m1_f7_data_d2;</pre>
457
458
              m1_f7_data_d4 <= m1_f7_data_d3;</pre>
459
              m1_f7_data_d5 <= m1_f7_data_d4;</pre>
              m1_f7_data_d6 <= m1_f7_data_d5;</pre>
460
461
              m1_f7_data_d7 <= m1_f7_data_d6;</pre>
462
          end
     //输出数据有效信号及计数标志信号
463
464
          wire m1_slice_start;
465
          reg
     m1_data_valid_d1,m1_data_valid_d2,m1_data_valid_d3,m1_data_valid_d4;
466
          always @(posedge clk) begin
467
              if(start) m1_data_valid_d1 <= 1'b0;</pre>
468
              else if(m1_data_valid) m1_data_valid_d1 <= 1'b1;</pre>
```

```
469
              else m1_data_valid_d1 <= 1'b0;</pre>
470
         end
         always @(posedge clk) begin
471
472
              if(start) begin
473
                m1_data_valid_d2 <= 1'b0;</pre>
                m1_data_valid_d3 <= 1'b0;</pre>
474
                m1_data_valid_d4 <= 1'b0;</pre>
475
476
              end
477
              else begin
478
                m1_data_valid_d2 <= m1_data_valid_d1;</pre>
                m1_data_valid_d3 <= m1_data_valid_d2;</pre>
479
480
                m1_data_valid_d4 <= m1_data_valid_d3;</pre>
481
              end
482
         end
483
484
         assign m1_slice_start = m1_data_valid_d4;
485
         reg [7:0] m1_slice_pt;//行或列指针:用于计算单元的数据处理
486
487
         always @(posedge clk) begin
488
              if(!m1_slice_start)
                                     m1_slice_pt <= 8'd0;</pre>
489
              else m1_slice_pt <= m1_slice_pt +1'b1;
490
         end
491
     //3阶和7阶高斯滤波输入数据有效
492
         wire [0:2] m1_f3_data_valid;
493
         wire [0:6] m1_f7_data_valid;
494
         assign m1_f3_data_valid[0] = ~(&m1_slice_pt);
         assign m1_f3_data_valid[1] = m1_data_valid_d4;
495
496
         assign m1_f3_data_valid[2] = |m1_slice_pt;
497
498
         assign m1_f7_data_valid[0] = \sim((\&m1_slice_pt[7:2]) \&\&
     m1_slice_pt[1:0]);
499
         assign m1_f7_data_valid[1] = \sim(&m1_slice_pt[7:1]);
500
         assign m1_f7_data_valid[2] = ~(&m1_slice_pt);
501
         assign m1_f7_data_valid[3] = m1_data_valid_d4;
502
503
         assign m1_f7_data_valid[4] = |m1_slice_pt;
504
         assign m1_f7_data_valid[5] = |m1_slice_pt[7:1];
505
         assign m1_f7_data_valid[6] = (|m1_slice_pt[7:2]) ||
     (&m1_slice_pt[1:0]);
506
     //计算单元例化
507
508
     filter3_unit M1_f3(
509
          .data_z0_i (m1_f3_data_d1),
510
          .data_z1_i (m1_f3_data_d2),
511
          .data_z2_i (m1_f3_data_d3),
512
          .valid_i(m1_f3_data_valid),
513
514
          .data_conv_o(f3_data_o),
515
          .data_valid_o(f3_data_valid_o),
516
          .clk(clk)
517
     );
518
519
     filter7_unit M1_f7(
520
          .data_z0_i (m1_f7_data_d1),
          .data_z1_i(m1_f7_data_d2),
521
522
          .data_z2_i (m1_f7_data_d3),
523
          .data_z3_i (m1_f7_data_d4),
524
          .data_z4_i(m1_f7_data_d5),
```

```
525
       .data_z5_i(m1_f7_data_d6),
526
        .data_z6_i(m1_f7_data_d7),
527
        .valid_i(m1_f7_data_valid),
528
529
        .data_conv_o(f7_data_o),
530
        .data_valid_o(f7_data_valid_o),
531
        .clk(clk)
532
    );
533
534
    endmodule
    //-----
535
536
    537
    module substract_m3(
       input clk,
538
539
       input start,
540
       input [7:0] f3_data_i,
541
       input
                     f3_data_valid_i,
542
       input [7:0] f7_data_i,
543
       input
                     f7_data_valid_i,
544
545
       output [7:0] data_o,
546
       output
                     data_valid_o,
547
       output
                     f3_f7_data_asyn_m3_o
548
   );
549
        assign f3_f7_data_asyn_m3_o = f3_data_valid_i ^ f7_data_valid_i;
550
       reg m3_data_valid;
551
       always @(posedge clk) begin
552
           if(start)
                     m3_data_valid <= 1'b0;
553
                  m3_data_valid <= f3_data_valid_i && f7_data_valid_i;</pre>
554
        end
555
        assign data_valid_o = m3_data_valid;
556
558
    //实现减法运算: f3_data-f7_data+128
559
    //将负数变成补码形式
560
       wire [8:0]
                     m3_f3_data_plus;
        assign m3_f3_data_plus[8:7] = f3_data_i[7] + 1'b1;
561
562
        assign m3_f3_data_plus[6:0] = f3_data_i[6:0];
                     m3_f7_data_cop1;
563
       wire
             [8:0]
564
       assign m3_{f7_data_copl} = \{1'b1, (\sim f7_data_i)\} + 1'b1;
565
       wire [8:0]
                     m3_data_diff_cop1;
566
       assign m3_data_diff_copl = m3_f3_data_plus + m3_f7_data_copl;
567
       reg
              [7:0] m3_data_diff;
        always @(posedge clk) begin
568
569
           m3_data_diff <= m3_data_diff_copl[7:0];</pre>
570
    //根据软件仿真结果预分析,为了更加明显的观测到图像边缘,将计算结果+128;该操作在操作数
571
    f3_data_i上提前进行
572
        assign data_o = m3_data_diff;
573
574
    endmodule
575
    //-----
    _____
576
    //========
577
    module test_SYS(
```

```
578
        input clk,
579
        input start,
580
        input read,
581
        output [7:0] data_o,
582
        output data_valid_o,
        /*
583
584
        output [7:0] f3_data_o,
585
        output
                     f3_data_valid_o,
586
        output [7:0] f7_data_o,
587
        output
                    f7_data_valid_o,
        */
588
589
        output din_conflict_o
590
    );
591
592
        wire [7:0] sys0_data;
593
        wire sys0_data_valid;
594
    gaosi_diff_s1 SYS1(
595
        .clk(clk),
596
        .start(start),
597
        .read(read),
        .data_i(sys0_data),
598
599
        .data_valid_i(sys0_data_valid),
600
        .data_o(data_o),
601
        .data_valid_o(data_valid_o),
602
603
        .f3_data_o(f3_data_o),
604
        .f3_data_valid_o(f3_data_valid_o),
        .f7_data_o(f7_data_o),
605
606
        .f7_data_valid_o(f7_data_valid_o),
607
        .din_conflict_o(din_conflict_o)
608
609
    );
610
611
    rom_s1 SYS0(
612
        .clk(clk),
613
        .start(start),
614
        .data_o(sys0_data),
615
        .data_valid_o(sys0_data_valid)
616
    );
617
    endmodule
618
    //-----
619
    _____
620
     `timescale 1ns/1ps
    module testbench_sys(
621
622
        output [7:0] data_o,
623
        output data_valid_o,
        output din_conflict_o,
624
625
        output [7:0] f3_data_o,
626
        output f3_data_valid_o,
627
        output [7:0] f7_data_o,
        output f7_data_valid_o
628
    );
629
630
631
        reg clk;
632
        initial begin
            clk = 1'b0;
633
```

```
634
              forever begin
635
                  #5 clk = ~clk;//生成100MHz的激励时钟信�???
636
              end
637
         end
638
639
         reg start;
640
         initial begin
641
             start = 1'b0;
642
             #100;
643
             start = 1'b1;
644
             #20;
645
             start = 1'b0;
646
         end
647
648
         reg read;
         initial begin
649
650
              read=1'b0;
651
             #2000000;
              read=1'b1;
652
653
         end
654
655
         initial begin
656
             #3000000;
657
              $finish;
658
         end
659
     test_SYS SYS_test(
660
661
         .clk(clk),
662
         .start(start),
663
         .read(read),
664
         .data_o(data_o),
665
         .data_valid_o(data_valid_o),
666
         .din_conflict_o(din_conflict_o),
667
         .f3_data_o(f3_data_o),
668
         .f3_data_valid_o(f3_data_valid_o),
669
         .f7_data_o(f7_data_o),
670
         .f7_data_valid_o(f7_data_valid_o)
671
     );
672
673
         integer dout_file;
674
         integer dout_file_f3;
675
         integer dout_file_f7;
676
         initial begin
677
      dout_file=$fopen("C:/Users/Tingf/Desktop/Vivado_Project/Gaosi_diff_filter/
     image.txt");
678
      dout_file_f3=$fopen("C:/Users/Tingf/Desktop/Vivado_Project/Gaosi_diff_filt
     er/image_f3.txt");
679
      dout_file_f7=$fopen("C:/Users/Tingf/Desktop/Vivado_Project/Gaosi_diff_filt
     er/image_f7.txt");
680
           if(dout_file == 0)begin
681
                      $display ("can not open the file!");
                                                               //创建文件失败,显示
     can not open the file!
682
                      $stop;
683
             end
684
            if(dout_file_f3 == 0)begin
```

```
685
                   $display ("can not open the file!"); //创建文件失败,显示
    can not open the file!
686
                   $stop;
687
           end
688
           if(dout_file_f7 == 0)begin
                   $display ("can not open the file!"); //创建文件失败,显示
689
    can not open the file!
690
                   $stop;
691
           end
692
        end
693
694
        always @(posedge clk)
695
        if(data_valid_o) //使能
           $fdisplay(dout_file,"%d",data_o); //使能信号有效,每来一个时钟,写入到
696
    所创建的文件中
697
        always @(posedge clk)
698
         if(f3_data_valid_o) //使能
699
           $fdisplay(dout_file_f3,"%d",f3_data_o); //使能信号有效,每来一个时
    钟,写入到所创建的文件中
700
701
        always @(posedge clk)
702
         if(f7_data_valid_o)
                           //使能
703
           $fdisplay(dout_file_f7,"%d",f7_data_o); //使能信号有效,每来一个时钟,
    写入到所创建的文件中
704
    endmodule
705
```

参考文献

1、D. Marr; E. Hildreth (29 February 1980). "Theory of Edge Detection". Proceedings of the Royal Society of London. Series B, Biological Sciences. The Royal Society. 207 (1167): 215–217. Bibcode:1980RSPSB.207..187M. doi:10.1098/rspb.1980.0020. JSTOR 35407.