# HO CHI MINH UNIVERSITY OF TECHNOLOGY ELECTRICAL ELECTRONIC ENGINEERING

**Electronic Department** 

------000------



### LOGIC DESIGN / LOGIC SYNTHESIS

# **LAB 1**

**INSTRUCTORS:** Tran Hoang Linh

Nguyen Tuan Hung

STUDENT : Ha Gia Huy \_ 2051117

**HO CHI MINH CITY, FEBRUARY, 2024** 

## **Table of Content**

FIGURE	3
1. Overview	4
2. Design Strategy	4
3. Testbench Operation	6
4. Simulation	6
5. Result	8
6. Conclusion	10

## **FIGURE**

Figure 1 . Topology	4
Figure 2 . Block Diagram	5
Figure 3 . Finite State Machine	6
Figure 4 . Initial Operation	8
Figure 5 . Start Operation	8
Figure 6 . Wait Operation	9
Figure 7 . Reset Operation	9

#### 1. Overview

The purpose of this project is to practice that has accumulated on my SystemVerilog skills. More specifically, I am provided some modules and my task is to write a downstream module that captures the calculated sum and holds it for display while the next sum is being calculated. All it does is wait for the done signal and then loads the calculated sum into its own register. The captured value is then displayed on the two hex displays. Moreover, I must write the p1 module to be the top module of design, connecting everything and synthesize on Quartus. The topology should be similar to the picture below.




Figure 1. Topology

#### 2. Design Strategy

The primary purpose of the sumitup module is to accumulate a series of input numbers. It's a straightforward task where the go\_l signal signifies the start of input values. With each clock cycle, a new value is presented at the input. However, the appearance of a zero on the inA input indicates the end of the series, triggering an immediate assertion of the done signal. The sumitup module, fully specified in the sumitup.sv file provided, requires no alterations. Clearly, there's more to this project beyond this module.

A downstream module responsible for capturing the computed sum and retaining it for display while the subsequent sum is being calculated. Upon detection of the done signal, this module loads the calculated sum into its register. Subsequently, the captured value is showcased on the two hex displays.

The provided hardware testbench generates a series of random values and transmits them to your sumitup module, presuming correct wiring. Upon completion, it exhibits what it interprets as the 8-bit sum of the input series in HEX3 and HEX2 (the leftmost digits). Calculated sum should be showcased in HEX1 and HEX0. The objective is to have the same two 2-digit hexadecimal numbers displayed in the topmost (left) and bottommost (right) hex displays if interfacing and wiring have been executed accurately. Additionally, upon successful match, the testbench will emit a signal (connected to LEDR0) to illuminate the LED. Combinational logic is essential for driving the displays, hinting at the need for a bodtohex module to facilitate this task.




Figure 2. Block Diagram

#### 3. Testbench Operation

Two buttons on the board serve to control the testbench's operation. KEY2 acts as a reset, causing the display to show zeros, turning off LEDR0, and resetting the Finite State Machine (FSM). Upon board reset, all displays should indicate zeros. Holding down KEY0 initiates the operation, prompting the hardware testbench to transmit a series of numbers to your sumitup thread at a rapid 50 MHz pace. The upper hex displays (HEX3 and HEX2) showcase the sum calculated by the testbench, while the lower hex displays (HEX1 and HEX0) exhibit the result of my code's computation (the value captured by the downstream module). If these two values match, LEDR0 illuminates. Releasing KEY0 resets the testbench's hex displays to zero, while my code continues to display the calculated sum in the lower digits. The system awaits the subsequent press of KEY0 to initiate a new series of number transmission and display. Activating KEY2 performs a reset, ensuring all displays show zeros. Notably, the buttons operate on an active-low basis, meaning they produce a logic 0 when pressed.





Figure 3. Finite State Machine

#### 4. Simulation


❖ VERILATOR simulator (using tb top.cpp in Appendix):



#### ❖ QUARTUS simulator (*config signals by hand*):

Name	Value at	0 ps 80.0 ns 160	0 <sub>i</sub> 0 ns 240 <sub>i</sub> 0 ns	320 <sub>1</sub> 0 ns	400 <sub>i</sub> 0 ns	480 <sub>,</sub> 0 ns	560 <sub>1</sub> 0 ns	640 <sub>,</sub> 0 ns	720 <sub>1</sub> 0 ns	800 <sub>i</sub> 0 ns	880 <sub>,</sub> 0 ns	960 <sub>,</sub> 0 ns
Name		0 ps										
CLOCK_												
	H1	1 / 5	X				4					
KEY[	2] H O											
KEY[	1] H 0											
KEY[	0] H1											
⇒ > HEX3	H 40	40		************************************	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		(********	(********			46	
⇒ > HEX2	H 40	40		((XXXXXXX <del>\</del> \\\XXXXXXXXXXXXXXXXXXXXXXXXX	XXXQXXXXQXXXX	(()@(()()()()()()()()()()()()()()()()()	₩₩₩₩	\\\ <u>@</u> \\\\\	₩ <u>₩₩₩</u>	XX	20	
⇒ > HEX1	H 40				40					X	46	
₩ > HEXO	H 40				40					X	20	
LEDRO	H 1		THEFT									

#### MODELSIM simulator (using plswtb.sv):



=> The simulation results of the three simulators are the same. Leading to the conclusion that my design worked correctly in simulate environments. Because LEDR0 active two times. Once when initializing and once after the testbench ends.

: D:/Lab/Labl/qts/../plswtb.sv(44)

Time: 11200 ps Iteration: 0 Instance: /plswtb

## 5. Result




Figure 4. Initial Operation




Figure 5. Start Operation




Figure 6. Wait Operation




Figure 7. Reset Operation

#### 6. Conclusion

In conclusion, this project concentrate on connecting modules and a little bit coding skill. After designing, I use VERILATOR to simulate my design with  $tb\_top.cpp$  (in the Appendix below). Additionally, Quartus simulates all signals manually during configuration. Furthermore, using plswtb.sv (provided by Teacher) to checking again on Modelsim. After using three simulators with 3 three configurations to achieve the same result (at least twice LEDR0 = 1: one is when the testbench starts and one is when the testbench ends). Consequently, my design works correctly.