
root
: Root
system
: System
system_port
membus
: SystemXBar
mem_side_ports
cpu_side_ports
l2bus
: L2XBar
mem_side_ports
cpu_side_ports
mem_ctrl
: MemCtrl
port
l2bank
: Cache
mem_side
cpu_side
cpu1
: RiscvMinorCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
icache_port
dcache_port
icache
: Cache
cpu_side
mem_side
dcache
: Cache
cpu_side
mem_side
cpu2
: RiscvMinorCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
icache_port
dcache_port
icache
: Cache
cpu_side
mem_side
dcache
: Cache
cpu_side
mem_side
cpu3
: RiscvMinorCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
icache_port
dcache_port
icache
: Cache
cpu_side
mem_side
dcache
: Cache
cpu_side
mem_side
cpu0
: RiscvMinorCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port
dcache
: Cache
mem_side
cpu_side
icache
: Cache
cpu_side
mem_side