root
: Root

board
: SimpleBoard

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

port

system_port

cache_hierarchy
: PrivateL1SharedL2CacheHierarchy

membus
: SystemXBar

default

cpu_side_ports

mem_side_ports

badaddr_responder
: BadAddr

pio

l2cache
: L2Cache

mem_side

cpu_side

processor
: SimpleProcessor

cores
: SimpleCore

core
: RiscvMinorCPU

mmu
: RiscvMMU

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

port

itb
: RiscvTLB

walker
: RiscvPagetableWalker

port

icache_port

dcache_port

l2bus
: L2XBar

mem_side_ports

cpu_side_ports

l1icaches
: L1ICache

mem_side

cpu_side

l1dcaches
: L1DCache

mem_side

cpu_side