THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

PROJET: SMART BOTTLE WATER

Page	Index
1	Cover Page
2	Diagram Block
3	BATTERY
4	CONNECTER

APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: Not in version control | DOCUMENT REVISION: Not in version control | DESIGN ITEM:

TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: | FILE NAME COVERPAGE.SchDoc | SHEET 1 OF 4

Text

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

BLOCK DIAGRAM



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

Altium

PROJECT REVISION: Not in version control | DOCUMENT REVISION: Not in version control | DESIGN ITEM:

TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: | FILE NAME BLOCL_DIAGRAM.SchDoc | SHEET 2 OF 4

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

POWER



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: Not in version control

DOCUMENT REVISION: Not in version control

DESIGN ITEM:

TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: FILE NAME POWERSP_SCH.SchDoc SHEET 3 OF 4

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

JTAG



CRISTALS



RESET



STM32-CPU

STM32F103RCT6 @72MHz



LOADCELL + HX711



LCD



Real-Time Clock



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM:	
ASSY DWG:	
FAB DWG:	
PCB DWG:	

PROJECT

PROJECT REVISION: Not in version control | DOCUMENT REVISION: Not in version control | DESIGN ITEM:

TITLE *

SIZE	CAGE CODE	DWG NO.	REV
A3			

SCALE: | FILE NAME CONNECTER.SchDoc | SHEET 4 OF 4


D1
D2
C8
C7
R1
R2
C5
C6
U2
C4
C3
C2
C1
JDC
HDI
U1

Comment	Description	Designator	Footprint	LibRef	Quantity
	Resistor 1/4W	?	R1/6W	Res	1
	Capacitor	?	R1206	CAP	4
*Header	Header, 4-Pin, Right Angle	?	HDR1X4	Header 4	1
1k	Resistor 1/4W	?	R1/6W	Res	3
4.7k	Resistor 1/4W	?	R1/6W	Res	2
10k	Resistor 1/4W	?	R1/6W	Res	3
100	Resistor 1/4W	?	R1/6W	Res	1
510	Resistor 1/4W	?	R1/6W	Res	2
Header 6	Header, 6-Pin	?	HDR1X6	Header 6	1
LCD		?	LCD16X2	LCD	1
LOADCELL	JP4 PIN	?	JP4	JP4	1
BS-08-B2AA002		BT?	BAT-SMD_BS-08-B2AA001	BS-08-B2AA002	1
47uF	Cap P 0,1uF < 22uF , 16 - 50V	C1, C2, C5, C7	CP1/2	CP1	4
0.1uF	Capacitor (Semiconductor SIM Model)	C3, C4, C6, C8	CN3	CAP 102 2KV	4
0.1u		C?	C0603	0.1u	1
12pF		C?	C0603	12pF	2
20pF		C?	C0603	20pF	2
104		C?	C0603	104	7
LED		D1, D2	CAP10UF	LED	2
HDR-F-2.54_1x5		H?	HDR-F-2.54_1X5	HDR-F-2.54_1x5	1
Header 1	Header, 1-Pin, Right Angle	H?	HEAD1	Header 1	1
Header 8	Header 8 Vit Broad	HD1, HD?	HED8V	Header 8	2
Jac DC	Jac DC input	JDC	DC-IN	DCIN	1
		JTAG?	JTAG	Header 10X2	1
Header 2H	Header, 2-Pin, Right Angle	P?	HDR1X2H	Header 2H	4
220	Resistor 1/4W	R1, R2	R1/6W	Res	2
1M		R?	R0603	1M	1
10k		R?	R0603	10k	6
K2-3.6×6.1_SMD		RESET?	KEY-SMD_L6.0-W3.5-LS8.0	K2-3.6×6.1_SMD	1
LM7805	TO-220	U1	TO-220	LM7805	1
LM1117-3.3V	800mA Low-Dropout Linear Regulator	U2	SOT223-4N	LM1117	1
		U?	SOIC-16_L10.3-W7.5-P1.27-LS10.3-BL	DS3231S#T&R	1
		U?	SOP-16_L10.0-W3.9-P1.27-LS6.0-BL	HX711	1
STM32F103RCT6		U?	STM32F103RCT6	STM32F103RCT6	1
8MHz		X?	HC-49SMD	8MHz	1
32.768kHz		X?	CRYSTAL-TH_BD3.1-L8.0-P2.00-1	32.768kHz	1