ĐẠI HỌC QUỐC GIA ĐẠI HỌC BÁCH KHOA TP HỒ CHÍ MINH





LSI Logic Design Report Lab 4


Instructor: Nguyễn Thiên Ân


Student: Lê Gia Huy – Student ID: 1952717

Thành phố Hồ Chí Minh – 2024


I. INVERTE GATE


1. Schematic






2. Simulation result







II. AND GATE

1. Schemetic







2. Simulation results




III. OR GATE

1. Schemetic







2. Simulation results



IV. Layout design of NOT Gate



V. DRC Report



VI. LVS Report

